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Abstract 
This thesis is concerned specifically with the Implementation of large-scale professional 
DMCs. The design of such multi-DSP audio products is extremely challenging: one cannot 
simply lash together n DSPs and obtain w-times the performance of a sole device. M-P models 
developed here show that topology and IPC mechanisms have critical design implications. 
Alternative processor technologies are investigated with respect to the requirements of 
DMC architectures. An extensive analysis of M-P topologies is undertaken using the metrics 
provided by the TPG tool. Novel methods supporting DSP message-passing connectivity lead 
to the development of a hybrid audio M-P (HYMIPS) employing these techniques. 
A DMC model demonstrates the impact of task allocation on ASP M-P architectures. 
Five application-specific heuristics and four static-labelling schemes are developed for 
scheduling console taskforces on M-Ps. An integrated research framework and DCS engine 
enable scheduling strategies to be analysed with regard to the DMC problem domain. 
Three scheduling algorithms — CPM, DYN and AST — and three IPC mechanisms — 
FWE, NSL and NML — are investigated. Dynamic-labelling strategies and mix-bus granularity 
issues are fiirther studied in detail. To summarise, this thesis elucidates those topologies, 
construction techniques and scheduling algorithms appropriate to professional DMC systems. 
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Chapter 1 
Introduction 
Trends in audio engineering and VLSI suggest the feasibility of an integrated all-digital music 
production chain. Clearly, a digital mixing console (DMC) is required to complete this chaio. 
1.1 Background 
There has been a requirement to mix musical sound sources from the very early days of 
recording. Even in the acoustic era vocalists were provided with their own recording 'hom'. 
1.1.1 Historical Overview 
The advent of multi-track tape machines and audio processing 'effects' in the early 1960s 
marked a significant turning point in recording and production techniques.^ Recording to 
'multi-track' meant that there was no longer a need to take irrevocable creative decisions until 
mix-down. Today, 24-track analogue and 32-track digital machines are conmionplace with 
maclune transports and M I D I sequencers synchronised via SMPTE timecode. 
1.1.2 The Recording Studio 
Close-miking and multi-tiack recording techniques are now an integral part of the creative 
process. To this end, the professional recording studio is divided into two distinct two areas. 
1.1.2.1 The Sound Room 
The sound room is the actual artist performance area and is normally constructed to provide 
both acoustically 'live' and 'dead' ends: the distinction being the amount of sound absorption 
in each. Generally, the only technical equipment found in the sound room, apart from 
electronic instruments and amplification, is monitoring headphones and microphones. 
1. A track is a path on a magnetic tape which stores a sii^le channel of audio informatioa 
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1.1.2.2 The Control Room 
The control room is the nerve centre of the recording studio, where all recording information 
is routed to be processed and enhanced towards a marketable end product. The control room 
also houses most of the technical equipment available in the recording studio including the 
mixing console, multi-track tape machine, outboard effects and monitoring loudspeakers. 
1.1.3 Production Techniques 
With the consumer base increasingly aware of the subtleties of sound balance, studio 
production techniques are becoming more sophisticated as technical requirements become 
ever-more stringent. Computer-assisted mixing can be used to manipulate controls set up on 
previous passes and simultaneously record new control movements. Engineers need only 
concentrate on a few controls at a time in order to optimise the mix-down process. 
1.2 Digital Mixing Consoles 
Console design is limited both by available technology and conceptual limitations. Not 
withstanding, DMC design must at least maintain the standards set by analogue coxmterparts. 
1.2.1 Design Goals 
Goals which the industry has set for console manufacturers include perfect audio response, 
increased numbers of inputs and outputs, extended creative capabilities, and aU at an 
optimised cost/performance ratio [White, 1988]. It is relatively easy to implement advances in 
any one, or perhaps a few, of these areas but only at the expense of other performance aspects. 
Since standard analogue consoles require mechanically linked control sets, the 
requirements of more I/O channels together with more creative signal processing capability 
translate directiy into larger desks. Beyond a certain point operational problems, particularly 
audio quality, parallax and channel strip length caimot be solved by traditional means. 
1.2.2 Audio Performance 
The acuity of the human ear is astonishing, detecting tiny amounts of distortion and yet 
accepting a dynamic range in excess of 110 dB. While most listeners cannot distinguish an 
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Upper frequency limit, a response down to 20 Hz improves reality and ambience 
[Muraoka, 1978]. Digital ASP provides the dynamic range and frequency response required. 
DSP has replaced and enhanced many ASP fimctions that were previously 
accomplished by analogue circuitry: However, the professional audio industry has not 
succmnbed to the apparent digital panacea so readily. Concems about cost, reliability and 
audio performance have, to date, limited the acceptance of digital console technology. 
1.2.3 Control Surface Ergonomics 
In analogue consoles, controls have to be positioned close to the actual processing circuitry 
for performance reasons. One control knob is needed for every variable with the result that the 
control panel is physically large. Remote control is difficult with such construction techniques 
and the order of processing stages is determined at the time of design. 
ProgrammabiUty eliminates the need for mechanical links between controls and ASP 
hardware. The programmability inherent in digital ASP promises an unprecedented degree of 
freedom for the console designer. Control and display types, and layouts can be optimised 
strictiy for ease of operation, without concem for behind-the-panel physical restriction. 
1.3 Parallel Architectures 
Interest in this area can be traced to the construction of the Cosmic Cube at CalTech. 
Originally intended for work on planetary dynamics, this M-P found much wider application. 
1.3.1 Multi-Processors 
There are three demarcation points in the spectrum of architectures for parallel computation. 
At one extreme massively-parallel architectures, such as Thinking Machines Connection 
Machine, use thousands of simple bit-serial elements. At the opposite extreme, machines such 
as the Cray X-MP and Fujitsu VP-200 rely on several customised vector processing uiuts. 
M-P architectures lie in between, offering potentially greater performance in 
applications with a high degree of intrinsic parallelism. Applications include DSP, 
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computational fluid dynamics and, more recentiy, financial modelling. Commercial M-Ps 
increasingly use 'oflF-the-shelf' woirk-station RISC processors, such as DEC's OC chip. 
1.3.2 Processing Technology 
Two fimdamental decisions are, firstiy, how powerful each DSP should be, and, secondly, how 
many processors should be supported. For a system of required performance P, and an ideal 
architecture of « processors, each with an individual processing capability of p, the hyperbolic 
relationship between n and p defines a span of possible architectures satisfying P. 
System architects may choose a small number of powerfiil, expensive processors; or 
many relatively slow, cheap parts. This latter option is made possible by the emergence of 
programmable DSP devices suitable for professional ASP. The advantages of using low-cost 
technology is balanced by the degradation in efficiency that inevitably occiu s^ as n increases. 
1.3.3 IPC Topologies 
Many issues arise from the need for parallel architectures: firsdy, some form of inter-
processor commuiucations (IPC) mechanism is necessary; secondly, access to shared data 
must be coordinated. Repeated studies have shown that optimising M-P performance requires 
a judicious combination of computation and communication performance. 
A M-P consists of tens of nodes connected in some fixed topology. Ideally, each DSP 
would be directly connected to all others. Unfortunately, packaging constraints and hardware 
costs limit node degree. While many interconnection schemes are feasible, topology metrics 
enable console designers to quantitatively compare altemative architectures. 
1.3.4 M-PsandDMCs 
A niunber of M-P architectures have been built in response to an ever-growing need for 
supporting computationally-intensive applications. Dedicated architectures aim at maximising 
performance for a particular taskforce. Within the realm of digital mixing, this approach 
simply corresponds to direct digital implementation of an analogue console design. 
On the other hand, general-purpose architectures are designed to provide good 
performance for a range of processing configurations. While non-real-time editmg is 
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commonplace in post-production situations, flexible real-time audio mixing is essential for the 
recording studio environment. It is witWn this context that M-P topologies are analysed. 
1.4 Task Scheduling Strategies 
Regardless of processing technology and IPC topology, task scheduling strategies are 
necessary to allocate hardware resources to digital console audio processing algorithms. 
1.4.1 Introduction 
With the availability of fast DSPs with sufficient precision to accommodate the word-growth 
produced by 16-bit audio [Eastty, 1986], the all-digital successor to today's analogue consoles 
is now realisable. Several issues pertinent to all large parallel computer architectures are 
relevant here including code partitioning and task scheduling strategies. 
Many of the DMC scheduling techniques discussed here are developed from problems 
in management science and operations research originally concerned with the utilisation of 
people, equipment and raw materials. I f raw materials are equated with ASP tasks, and people 
and equipment with processors, then the rationale behind these techniques becomes clear. 
1.4.2 Partitioning 
Partitioning of a console fimctional description occurs naturally at a level of granularity, 
appropriate to the large grain dataflow (LGDF) paradigm [Gaudiot, 1988]. To efiBcientiy 
utilise a DSP computation engine bench-marked at several hundred MIPS and maximise 
throughput, the DMC fimctionality must be distributed across available system resources. 
Analogue implementations are free from this overhead as the logical structure of the 
console control surface is fixed by the analogue ASP hardware 'beneath'. In order to shed 
some light on the complexity of this concept, a systematic study has been undertaken of 
techniques relevant to the mapping of digital ASP tasks onto mtiltiple DSP configurations. 
1.4.3 Complexity 
Since its introduction in the early 1970's, a wide variety of problems from computer science 
and operations research are now known to be jVP-complete. Such problems are now so 
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pervasive that it is important for anyone concerned with the computational aspects of ASP 
task scheduling algorithms to be familiar with the meaning and implications of this concept. 
Because of the intractability of the task assignment problem, research effort has 
focused on finding heuristic algorithms that produce sub-optimal assignments and efficient 
optimal algorithms for restricted cases. Here, these approaches are extended within the 
context of schediiling mixing console taskforces on large-scale multi-DSP architectures. 
1.4.4 Opportunities 
Such console architectures are inherentiy software-defined, designed from a pre-defined 
library of audio DSP kernels. The studio engineer wi l l have the freedom to rebuild the console 
fimctionality and re-allocate processing power as appropriate for each session. It is the 
availability rather than type of processing power which becomes the limiting factor. 
Since the audio processing in such a DMC is accomplished through software, the 
configuration of the desk can be changed at wi l l by running the processmg routines for the 
various fimctions in a different order The engineer can configure the DMC to his own 
requirements by, say, entering symbols on a block diagram displayed on a video screen. 
1.5 Thesis Overview 
Following the discussion of the previous section, this thesis is effectively divided into 3 parts: 
dealing with digital mixing consoles, parallel architectures and task scheduling strategies. 
1.5.1 Digital Mixing Consoles 
As an introduction to the field of audio engineering. Chapter 2 considers the various forms of 
ASP algorithm employed in the professional recording studio. An example of 'pop' recording 
practice and console operation is given together with a review of console terminology and the 
facilities now considered 'standard' on professional mixing consoles. 
This treatment is extended in Chapter 3 to discuss the implications of implementing 
the mixing fimction entirely in the digital domain. Automation features are described with the 
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foundations of control layout and ergonomics developed from the studio engineer's 
perspective. An indication is given of the form of possible next-generation control surfaces. 
1.5.2 Parallel Architectures 
Chapter 4 discusses the architectural features of programmable DSP devices, serial-bus, ASIC 
and vector processors with respect to the requirements of digital audio products. Twelve 
topology metrics are defined in Chapter 5, and an extensive analysis of alternative M-P 
architectures is undertaken using the Topology Analysis Tool {TPG) developed by the author 
Novel schemes supporting message-passing connectivity for programmable DSPs are 
compared in Chapter 6. Design decisions taken by the author, leading to the development of a 
hybrid M-P {HYMIPS) employing these techniques are documented. HSR and HST digital 
audio peripherals, including schematic diagrams, are also reported in this chapter. 
1.5.3 Taskforce Scheduling Strategies 
A model of DMC scheduling is developed m Chapter 7 and used to explain a variety of speed-
up characteristics. LPP architectures and IPC mechanisms are then investigated within die 
same paradigm. A brief survey of deterministic scheduling theory in Chapter 8 leads to the 
derivation of five application-specific heuristics and four static-labelling schemes. 
In Chapter 9, the DCS research framework and predicate hierarchy are described in 
detail. AST heiuistics and CPM labelling schemes are compared using FWE. Dynamic-labelling 
strategies and mix-bus granularity issues are studied in Chapter 10. Results of this research 
and further work proposed in the light of these findings are suimnarised in Chapter 11. 
1.5.4 Contribution & Significance 
HYMIPS, a hybrid audio M-P targeted at real-time multi-channel ASP, has been developed in 
accordance vsdth the author's detailed design notes, complete with HSR and HST SP-DIF 
interfaces. TPG enables direct comparison of 12 M-P topologies within a framework of 13 
topology metrics defined by the author in the course of this research. In DCS the author has 
developed three algorithms tailored to scheduUng DMC taskforces on M-P architectures. 
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Several IPC mechanisms originally investigated from a theoretical perspective are 
supported including F W E , NSL and NML. CPM, D Y N and AST control parameters select from 5 
static-labeUing schemes, 4 dynamic strategies and 5 admissible heuristics. Together, TPG, 
HYMIPS and DCS contribute directly to the problem domain by advancing fimdamental 
analytical and architectural techniques vital for commercial DMC implementation. 
1.6 Conclusions 
Recent commercial developments have lead to considerable interest in the M-P paradigm for 
large-scale DMCs. This thesis focuses on salient issues in processing hardware, system 
architecture and software allocation for such products. The goal is to provide insight into the 
major design decisions which must be addressed during the development of such a console. 
The development of M-P topologies clearly depends on the recent appearance of 
powerftil single-chip DSPs and inexpensive memory. Although M-Ps offer potentially 
enormous computational power at modest cost, many important questions must be resolved 
before DMCs can exceed the cost/performance ratio provided by today's analogue consoles. 
As yet, there is no expedient solution. Although DSP processors are available wdth the 
required level of processing power, audio processing and operating system software, and the 
IPC to couple it must all be developed by the console manufacturer. This is a massive 
undertaking, but there is no other way to fidly reaUse the fixture of audio console design. 
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Chapter 2 
Analogue Mixing Consoles 
The mixing console — also called a 'desk' or 'board' — is the heart of the recording studio. 
Once an audio signal enters the console, everything that happens to it before reacMng the final 
mediiun, including level control, can be described as audio signal processing (ASP). 
2.1 Audio Signal Processing 
The primary ASP techniques are those which modify the frequency spectrum, dynamics, time 
domain, or spatial location. Figiue 2-1 shows how they may be classified. 
Audio Signal Processing 
I \ ^ \ 1 
Frequency Spectrum Dynamics Time Domain Spatial Location 
I \ 
equalisation psychoacoustic 
I \ \ \ I 
fixed filter sweep parametric graphic 
1 
compression expansion 
compressor limiter expander noise-
I I 
panning spatialisation systems 
I S I I 
level sum & diff QSound R S S Dolby Stereo 
^ 1 
basic delay modulated delay pitch shifting reverberation 
r - ^ I \ I I \ \ 1 
echo ADT chorus flanging phasing plate chamber spring digital 
Figure 2-1: Classification of audio signal processing techniques. 
2.1.1 Frequency Spectrum 
In the infancy of sound recording the goal was to achieve an essentially 'flat' frequency 
characteristic. Equalisation (EQ) arose as a means of correcting deficiencies in the response. 
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2.1.1.1 FUters 
Sharply attenuating frequencies above and below the spectral range of a musical instrument 
reduces 'leakage'.^ For example, a 10 kHz low-pass filter attenuates hiss-type circuit noise 
wdthout affecting tone quality as much as gradual treble roll-off". 
2.1.1.2 Parametric Equalisation 
The most typical EQ employed in mixing consoles is the parametric equaliser. Parametrics 
allow continuous adjustment of centre frequency, gain, and tightness (or Q) of the response 
curve. As illustrated in Figure 2-2, Q can be adjusted to act on one narrow frequency band or 
to have a very broad effect. Overlapping bands make this type of equaliser very flexible. 
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Figure 2-2: Range of control provided by one section of parametric equalisation. 
2.1.1.3 Graphic Equalisation 
A row of slide potentiometers divides the audible spectrum into bands centted at frequencies 
determined by ISO recommendations — a third-octave tmit has 31 separate bands. A large 
1. In Audio Engineering, 'leakage' refers to microphones pick-up from sources other than that being recorded. 
Conversely, in signal processing the term refers to the spectral smearing introduced by windowing functions. 
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number of bands can result in considerable phase response degradation. Rarely foimd vvdthin 
professional consoles, graphic EQ is often used as outboard processing. 
2.1.1.4 Psychoacoustic Processing 
Psychoacoustic processors increase presence without the side-effects, such as increased noise, 
mherent in conventional EQ. Uiuts such as the Aphex Aural Exciter add a low-level signal of 
harmoiucs not present in the original, generated via distortion with high-pass filtering. 
2.1.1.5 Studio Applications 
EQ is used in the studio for two distinct but overlapping purposes. In the first, EQ is used to 
compensate for frequency response aberrations, particularly those which result from cardioid 
microphone placement. On an orchestral session, this kind of manipulation may be quite 
sufficient. Conversely, on a pop session, the engineer wi l l make an unconscious transition 
from using EQ in a 'traditional' sense to using it for purely creative piirposes. 
2.1.2 Dynamic Range 
Dynamic range control is a vital part of the recording process. Whilst riding a fader is still one 
of the most effective methods, engineers have come to rely on automated ASP techniques. 
2.1.2.1 Compression and Limiting 
Compressors reduce the gain applied to an input when the signal level exceeds a preset 
'threshold'. Dynamic range is reduced while transient peaks are passed unaltered. Musically 
usefiil ratio settings range from 1.5:1 to 4:1. In comparison, limiters apply extreme 
compression to transient peaks to retain 'musical' events without altering dynamic range. ^  
2.1.2.2 Expansion and Noise-Gating 
In ASP terms, expanders and noise-gates are simply the inverse of compressors and limiters, 
A gentie characteristic wi l l gradually increase the attenuation as the levels falls; a harsh ratio, 
close to 00, as in a noise-gate, wi l l sharply reduce the apparent noise level. Noise gates usually 
allow access to the side chain to enable the gate to be controlled by a separate 'key' signal. 
L It should be noted that sufficiently slow attack times may lead to harmonic distortion in low-frequency tones. 
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2.1.2.3 Studio Applications 
Again, applications can be divided into two main areas: control of dynamics to enable 
'difficult' material to be recorded, and dynamics control for creative effect. For example, a 
slow compressor attack time can be used to 'tighten-up' a bass guitar as tbe deliberate 
overshoot on initial transients adds pxmch. During mixdown, a gate is sometimes used on each 
output of an analogue equipment to reduce tape hiss without removing program material. 
2.1.3 Time-Domain Processing 
Modem music production requires nimierous time-domain techniques. Central to these effects 
is the ability to delay audio signals, and then recombine original and delayed waveforms. 
2.1.3.1 Basic Delay Effects 
I f the original signal is delayed by 50 ms to 1 s two distinct soimds are heard. A short delay of 
around 200 ms results in 'slap echo', as originally produced by tape-loops in the 1950s for 
rock 'n ' roU records. I f the delay time is reduced to aroimd 15 to 35 ms, delays can be used to 
'double' a sound, creating an effect known as automatic double tracking (ADT). ^ 
2.1.3.2 Modulated Delay Effects 
I f the delay time used in ADT is modulated by a low-frequency oscillator (LFO), slight pitch 
detunings are produced like those which occur in a chorus of unison voices. At delay times 
less than 20 ms, the ear is unable to resolve direct and delayed signals. Phase cancellations 
result in a series of dips in the net frequency response known as flanging (see Figure 2-3). 
2.1.3.3 Pitch-Shifting 
A pitch-shifter is a delay device which can change the pitch of a signal in real-time without 
changing its duration. In professional imits with well-designed algorithms, such as the 
Eventide Harmonizer, shifts of up to 2 octaves are possible [Bogdanowicz, 1989]. Pitch-
shifting aUows the creation of harmony parts or the correction of out-of-tune notes. 
1. Due to arrival time localisation, known as the Hass Effect, 'spatial' and level balance can differ significantly. 
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Figure 2-3: Example of effect of flanging on flat frequency spectrum. 
2.1.3.4 Digital Reverberation 
To simulate the highly diffuse reverberant tail of natural reverberation (see Figure 2-4), a 
comb and aU-pass filters can be used together with recirculating delays. ^ Another method is to 
trace the paths of individual rays emanating from an isotropic source. Unnatural effects, such 
as non-linear and reverse reverb, are now fiiUy integrated into the studio engineers' repertoire. 
2.1.3.5 Studio Applications 
A wide variety of musical effects can be created by simply delaying an audio signal. For 
example, several repetitions can be evenly spaced creatmg an echo rhythm in sync with the 
original track. ADT imparts a sense of ambience to close-miked instruments not unlike early 
reflections. Chorusing can be used to split a mono sound into pseudo-stereo. Digital 
reverberation is employed to give an authentic sense of space to acoustically dry recordings. 
2.1.4 Spatial Localisation 
Classical psychoacoustics predicts that interaural intensity difference (IID) and interaural time 
delay (ITD) are the primary cues used by the human auditory system [Rossing, 1990]. 
1. Advances in DSP have made other synthetic reverberation techniques obsolete. 
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Figure 2-4: Eflfect of artificial reverberation unit on sound impulse. 
2.1.4.1 Localisation by Level 
The panoramic potentiometer or pan-pot gives constant loudness for a single source between 
stereo channels, as Figure 2-5. This type of spatial manipulation is more accurately referred to 
as panned-mono, as soimd localisation is determined solely by ED. Pan-pot design is a 
surprisingly complex area, piimarily, because it is necessary to retain mono-compatibility. 
2.1.4.2 Sum-and-Difference Panning 
An extension of level-based panning, this method relies on a sum-and-difiFerence matrix 
encoder and decoder, as shown in Figure 2-6. This effect is often found in consumer portable 
stereo systems to generate a 'wide stereo' effect. Although capable of placing a sound beyond 
the width of the loudspeakers, compatibility with mono is severely limited. 
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Figure 2-5: Example of typical console pan-pot characteristic. 
2.1.4.3 Commercial Spatialisation Systems 
Spatialisation techniques emulate the directional cues used by the human auditory system, 
combining level and phase cues together with head-related transfer-functions (HRTF).^ 
2.1.4.3.1 QSound 
This system combines delay with selective manipulation of the signal in the frequency domain 
— 6-8 dB of boost/cut in narrow 11 Hz bands. A total of 8 inputs leads to either 4 placement 
positions on each side or continuous pamung across the soundfield. Sound sources can be 
placed with high resolution in a 180° arc in front of the listener [White, 1992]. 
2.1.4.3.2 Roland Sound Space — RSS 
RSS provides optimum loudspeaker reproduction via transaural processing. Crosstalk is 
eliminated by subtracting left-right and right-left crosstalk components from the origiaals. 
Left and right signals are then processed using a set of FIR filters and weighting coefBcients. 
In practice RSS works best between 500 Hz and 2 kHz as it can occasionally disturb timbre. 
1. Coincident microphone systems, such as the Cahec SoundField, are not strictly sound processing techniques. 
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Figure 2-6: Outline arrangement for sum-and-difference panning. 
2.1.4.3.3 Dolby Stereo 
Both Dolby Stereo, and the Pro-Logic surroimd system split the signal into 4 channels: LEFT, 
RIGHT, CENTRE and SURROUND. The CENTRE channel consists of dialogue only, whereas 
ambience and special effect information are assigned to the SURROUND chaimel. It should be 
noted that SURROUND channel is limited to a bandwidth of 100 Hz to 7 kHz. 
2.2 Console Terminology 
This section describes the elements found in a typical recording console. While every 
manufacturer's terminology varies to some degree, most include the features described here. 
2.2.1 Multitrack Recording Techniques 
Over the years fimdamental differences have developed between multitrack recording 
teclmiques used for 'classical' and 'popular' repertoire. As popular music is unquestionably 
the most demanding of console facilities, a method of'pop' recording is described below. 
2.2.1.1 Track-Laying 
For the purposes of tracking, instruments are not all normally recorded simultaneously. To 
allow maximum flexibility in the later stages, the multitrack master is built up a few tracks at 
a time. ^ On the first 'take' the basic rhythm tracks including drum kit, bass guitar, rhythm 
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guitar and guide vocal will be laid down using a minimum of processing. Figure 2-7 shows 
the complexity of microphone arrangement typical for a studio drum kit 
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FLOOR 1 SINGLE \ I opuM 
TDM yovERHEAD 
MIKE 
HI TOM HI TQM 
f CYMBAL\ 
I. o 
CYMBAL 
Top view 
1 I 
BASS 
DRUM 
B L A N K E T 
Front view 
Figure 2-7: Typical arrangement of microphones around drum-kit (coiutesy [Bartiett, 1988]). 
2.2.1.2 Overdubbing 
Successive takes are used to 'overdub' fiirther instrumental parts in sync with those already on 
tape until the lead vocal is re-recorded. The signal path is the same as that used in tracking, 
except that microphone signals are mixed with tracks already on tape. In order to avoid 
microphone 'spillage', it is usual to acoustically isolate performers fi-om one another. Studio 
'cue' headphones provide a balanced mix of live and recorded tracks. 
1. To enable synchronisation to MIDI equipment, the tape is first striped with SMPTE timecode along its length. 
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2.2.1.3 Mixdown 
At some later date the multitrack master is mixed down to stereo. The engineer WLU add 
various effects processing and change, often dynamically, the relative balance and position of 
instruments. As a result, the final sound is often very different to that of the monitor mix heard 
during previous stages. Input channels are often used as channel processing facilities are 
usually more elaborate than those provided in the track monitor paths [Bartlett, 1988] . 
2.2.2 Two-Channel Console 
Figure 2 - 8 shows the signal paths m a basic two-channel console. ^ After the microphone 
signal is properly pre-amplified it passes through EQ and, perhaps, other dedicated processing 
sections. A 'fader' — usually a linear^ potentiometer — provides level adjustment, while a 
pan-pot simulates DD in the panned-mono sound-stage of multitrack recording. 
mic 
1 pre-
amp J 
line-level input ' 
EQ 
etc. 
to group 1 
-•^an) 
to group 2 1/" channel 1 
echo-send 
additional 
inputs 
from echo-send 
of other inputs 
externa master 
faders 
effects 
inputs from 
pan-pots »- channel 2 
Figure 2-8: Signal flow diagram of a typical 2-channel mixing console. 
Signal may also be sent to external processing, such as a reverberation unit, by using 
the 'echo-send' or 'aux-send' contiol. The 'echo-retum' adjusts the overall level of 
1. For clarity, only one microphone input channel is shown. 
2. Of course, any linear audio potentiometer is still logarithmic in scale. 
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reverberation added to the mix as a whole. Note that the signal path illustrated in Figiu-e 2-8, 
with inputs from tape tracks, is essentially that of a multitrack console diuing mixdown. 
2.2.3 Simple Multi-Channel Console 
Figure 2-9 shows the signal paths in a typical multi-channel console. The design is similar to 
the 2-channel console described above, but with the addition of channel assignment routing. 
one of n inputs 
from 
pre-amp 
EQ 
etc. 
from mix-buses 
and tape tracks 
to Chan 1 
to Chan 2 
to Chan 3 
to Chan 4 
to Chan m 
to cue 
mix-bus 
to monitor 
spealcers 
to monitor 
mix-bus 
PPM 
Chan 1 
PPM 
Chan 2 
from cue-sends 
tape tracks 
to cue 
headphones 
PPM 
Chan m 
Figure 2-9: Signal paths in a typical m-channel console (during recording).^ 
a. For clarity, all level controls are shown as linear faders: however, many will be rotary. PPM represents 
peak programme meter, one type of professional console metering ballistic (see Section 2.2.4 below). 
2.2.3.1 Signal Routing 
Conttols that affect a single input are termed a 'module' or 'channel strip'. In conventional 
designs this is generally a vertical panel in the control siuface. A typical desk consists of n 
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such modules, output groups and some form of metering. ^  Several microphones (say, for a 
brass section) can be grouped and paimed across a number of outputs, to create a 'sub-mix'. 
2.2.3.2 Solo and Cut 
The module 'solo' button allows the engineer to monitor this input only, without affecting 
other console fimctions. As the main moiutor signal is momentarily muted, soloed inputs are 
stiU heard at their proper levels and stereo positions. The 'cut' switch mutes the input by 
disconnecting the module output from the channel fader, routing and post-fader aux sends. 
2.2.3.3 Mix Buses 
As shown in Figure 2-9, there are also two subsidiary mixing circuits in any console. During 
recording, the 'monitor' mixer allows the engineer to preview the sound of the final master 
without affecting signals going onto tape. The 'cue' mixer combines pre-recorded tape ttacks 
and live microphone signals onto the cue mix-bus sent to the musicians' headphones. 
2.2.4 Metering 
Console level meters are of two types: volimie uiut (VU) and peak programme meters 
(PPMs). PPMs are almost linear in dB and able to detect momentary transients, whereas VUs 
give low readings on music programme. Mechanical meter movements have been superseded 
by neon plasma or L C D colimms, with electrically simulated ballistics. Plasma meter systems 
often display stereo spectrum analysis or channel VCA display during automated mix-down. 
2.2.5 Free-Grouping 
With free-grouping, any channel may be designated as a sub-group. Several channels, 1 & 2 in 
Figure 2-10, are directed to mixbus 1 which feeds the 'group' chaimel 3. This output, and 
other inputs such as channel 4 , are combined on mixbus 2 with the last channel controlling the 
group output. This concept is common in 'in-line' multifrack consoles to permit varying 
programme use. Switching is arranged so that a chatmel cannot pick up its own group. 
1. In most consoles,« is a multiple of 4. 
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Figure 2-10: Illustration of the free-grouping principle. 
2.3 Professional Console Features 
Most professional consoles use an I/O type of construction, also termed 'in-Une'. The 
following sections discuss those features foimd on such professional recording consoles. 
2.3.1 Input/Output Module 
For example, the SSL G Series SL 611G I/O module has two completely independent audio 
signal paths — CHANNEL and MONITOR. ASP sections may be switched into either path. 
2.3.1.1 Filters and Equalisation 
This section combines high-pass (H-P) and L-P filters. Figure 2-11, with four-band EQ, 
Figure 2-12. High-frequency (H-F) and L - F sections comprise 12dB/octave shelves with 
variable cut-off frequency and boost/cut. Continuously variable Q (0.5 to 3.0), gain (±15 dB) 
and centre frequency (12:1) are provided in the high-mid-frequency (HMF) & LMF sections. 
x3 and 4^ 3 buttons enable the HMF and LMF sections to work with or against the H-F 
and L - F sections. The EQ and Filters can be routed separately to the signal paths within the 
module using SPLIT. This approach allows the Filters to be used in the CHANNEL, which feeds 
the mtiltittack while in RECORD, with the Equaliser used on the MONITOR path only. 
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Figure 2-11: SSL G Series I/O module Filters section (courtesy SSL Ltd.). 
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Figure 2-12: SSL G Series I/O module EQ section (courtesy SSL Ltd.). 
2.3.1.2 Dynamics 
The dynamics section of an SSL G Series, shown in Figure 2 - 1 3 , comprises a compressor/ 
limiter and an expander/gate using the same VCA. Both sections work iadependentiy but can 
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be operational at the same time to provide dynamics control of either signal path. Switching 
links the side-chain signal to that of the next Dynamics section for stereo operation. 
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Figure 2-13: SSL G Series I/O module Dynamics section (courtesy SSL Ltd.). 
2.3.1.3 Cue and Aux Sends 
As shown in Figure 2-14, the SSL Cue and Aux send system is based around one stereo and 
four mono sends per module. Each send can be derived pre- or post-fader (PRE) and from the 
MONITOR signal path, instead of the CHANNEL signal path, with the SMALL FADER button. The 
stereo send, normally used for musicians' cue headphones, also has a pan control. 
2.3.2 Centre Section 
Typically, the centre section is designated for machme control, automation management and 
log-keeping. The centre section of a G Series is fitted with a full-sized QWERTY keyboard, as 
Figure 2-15, including an in-built TV monitor to display automation and other housekeeping 
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Figure 2-14: SSL G Series I/O module Cue and Aux Send section (courtesy SSL Ltd.). 
information. The SL651G Master Facilities Module houses master logic, moititoring and 
metering control; aux send and return masters; and talkback and listen microphone systems. 
2.3.3 Master Routing and Signal Flow 
Six key points in each I/O module define two separate audio paths: CHANNEL and MONITOR 
input sections, SMALL and L A R G E faders, and two outputs. One path, the CHANNEL, is 
normally controlled by the L A R G E (VCA) fader Global status buttons determine the default 
signal paths of all I/O modules, supporting configurations from track laying to final mixdown. 
There are four basic desk statuses: RECORD, R E P L A Y ^ MIX and RECORIHMIX 
(overdub). In RECORD or REPLAY, all inputs switch to MIC, whereas in MIX all inputs switch to 
1. REPLAY is the same as RECORD except that oflf-tape tracks come from the 'replay' head instead of the 
'sync' head of an analogue multitrack machine, if cotmected. 
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Figure 2-15: SSL G Series Master Facilities Module and Centre Section (courtesy SSL Ltd.). 
LINE for final mixdown, allowing SMALL faders to be used for additional mputs. RECORD+MEX 
reverses the normal MIC/LINE selection for selected channels for overdubbing purposes. 
2.3.4 VCA Grouping 
The L A R G E fader sends a control voltage, via the studio computer, to a VCA in the I/O 
module. As a result, the automation system can automate the level of the LARGE fader, 
Figure 2-16, usually fed from the CHANNEL signal path. Control of the L A R G E fader is 
assigned to one of the eight VCA group faders using the channel VCA thumbwheel. 
VCA grouping allows several channels to be grouped at the control, rather than audio, 
interface. For example, several independent tracks in a backing vocal mix can be grouped 
while the individual audio signals remain intact. These chaimels may be controlled by the 
same fader, so easing problems of physical reach and simultaneous operation. 
2.4 Console Automation 
According to Jones & Jubb, "The mix-down process is a search for perfection" [Jones, 1987]. 
Every recording engineer has encoimtered the firustiation, usually experienced in the early 
horns of the morning, of searching for 'that mix' achieved 8 hours previously. 
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Figure 2-16: SSL G Series I/O module Large Fader section (coiutesy SSL Ltd.). 
2.4.1 Automated Mix-Down 
Console automation reduces the effort required to perform routine studio operations. Virtually 
all high-end music production consoles have extensive computer-assisted mixing facilities. 
2.4.1.1 Comparison 
An inherent disadvantage of VCA automation is that the physical fader position bears no 
direct relation to absolute gain. Despite visual aids, the loss of this direct relationship presents 
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a serious perceptual difiiculty. An alternative technique, employed in moving fader systems 
such as Neve's Flying Faders and SSL's Ultimation, is to drive the fader itself. This approach 
recognises that the fader knob is simultaneously a means of control and an indicator ^ 
2.4.1.2 Synchronisation 
SMPTE time-code is recorded onto one tape track and used to relate mix data to tape position. 
Computer-assisted mixing maiupulates the controls set up on previous passed and 
simultaneously records any new movements. Such mix automation systems, as exemplified 
by the Neve VR and SSL G Series desks, enable the engineer to recall previous combinations 
at will, and use the best of previous mixes together with just a touch of final adjustment. 
2.4.2 Beyond Fader Automation 
In order to achieve complete automation of the professional analogue console, programmable 
equivalents must be found for both switching and variable fimctions. 
2.4.2.1 Switching Functions 
F E T switching is sufificientiy reliable and cost-eflFective for professional audio use. Using non-
locking buttons controlling FETs, it is possible to build analogue consoles in which all simple 
switch fimctions are automated. However, FET switches can inject 'charge transfer' clicks 
into the signal path, presenting considerable problems when frill programmability is sought. 
2.4.2.2 Variable Functions 
In order to automatically reset potentiometers to within 2 % error, it is necessary to find some 
means of either remotely controlling potentiometers or developing a programmable 
replacement. To a limited extent, both approaches have been successfiiUy implemented in 
moving-fader or VCA schemes: both have gained widespread acceptance within the industry. 
Many variable fimctions are achieved by rotating knobs and variable potentiometers. 
The costs involved in replacing all such standard control sets with VCA or servo-motor 
1. Ultimation is something of a hybrid, allowing the motorised fader to be used purely as a level indicator, with 
the audio signal able to be switched silently and transparently between VCA and fader track as required. 
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technology are, however, staggering [Saimders, 1985]. Control range stability in VCAs and 
repeat-accmacy tolerances in servo-motors restrict the useftdness of either substitute. 
2.4.3 Total Recall 
Memory and automation can today extend fiulher than the faders alone. The Total Recall 
system, pioneered by SSL, employs an additional track on each potentiometer and an extra 
pole on each switch, to provide positional information. ^ As the controls are manual, there is of 
course no automatic reset, but a colom- VDU facilitates manual resetting by the operator. 
To go beyond Total Recall, requires automatically resetting over 1,500 potentiometers 
and possibly double that number of push button switches. While digitally-controlled analogue 
designs — such as the Euphoiux CS" — do exist, the desire for greater automation capability 
poses a virtually insurmountable challenge to analogue mixing technology. 
2.5 Conclusions 
ASP has defined the characteristic recorded sound of each musical era. The 1950s had valve-
based compressors and slap echo; the 1960s used 'fiizz' distortion, wah-wah, and flanging; 
the 1970s popularised delay and psychoacoustic processors; in the 1980s recording techniques 
were revolutionised by digital reverberation. Today, spatialisation systems are stressed. 
Professional mixing consoles contain considerable processing facilities, notably EQ. 
Several high-end products also offer control of dynamics and some have offered a degree of 
time-domain control. Basic control of spatial parameters is provided by the himible pan-pot. 
At the present time more comprehensive processing requires outboard equipment. 
DSP has added to the repertoire of sounds available in the recording studio, while 
making effects that were originally difficult to obtain now relatively easy. Digital ASP has 
taken fiill advantage of decades of evolution in the computer industry and is fortunate in 
benefiting from contributions from such otherwise unrelated fields as seismology and radar. 
Console operation would be simple — and totally inflexible — if the signal paths were 
fixed. As it is, there are many permutations which give professional consoles the flexibility 
1. Based on enhanced Z80 processor technology. 
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accepted as an essential part of audio mixing. These permutations allow the engineer to 
configure the desk to conform to any task presented during a recording session. 
The industry demands a greater numbers of inputs and outputs with more creative 
signal processing. Size, number of controls, and component density are constant design 
problems as analogue consoles have kept pace with operational requirements. It is unlikely 
that these problems can be resolved while maintaining standard analogue performance levels. 
Rather than developments in ASP as previous decades, the author predicts that 
advances in professional console technology wil l define recorded sound in the coming epoch. 
While some digital consoles exist in the current marketplace, none provide the degree of 
fijnctionality beyond programmable analogue originally anticipated by the industiy. 
This issue depends very much on the design of the conttol surface itself, and the power 
and reliability of control and automation software. These factors are especially critical in die 
evaluation of any digital console. Consequentiy, it is appropriate to mvestigate the issues of 
digital implementation as they affect the console designer and, ultimately, the DMC operator. 
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Console Digitalisation 
In any DMC, three sub-systems can be identified as shown in Figure 3-1. The control/display 
surface sends commands to — and displays data fi-om — the control/display processing, 
which determines the control parameters to be conveyed to the audio signal processing. 
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Figure 3-1: Block schematic representation of generic DMC. 
3.1 Discrete-Time Signal Processing 
In order to manipulate an audio signal in the digital domain, it must be first broken into evenly 
spaced time elements — sampling — and then expressed in binary form — quantisation. 
3.1.1 Sampling 
In Figure 3-2(a), a high sampling rate is intuitively adequate whereas in Figure 3-2(b) the 
output waveform (shaded) is at a new, lower, frequency. To explain this phenomenon fully the 
sampled signal must be studied in the frequency domain. 
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(a) (b) 
Figure 3-2: Illustration of the aliasing phenomenon in the time domain. 
3.1.1.1 Periodic Sampling 
Since the sampling impulses, , are vanishingly short m duration, their spectrum is infinite as 
shown in Figure 3-3(a). The input amplitude-modulates these impulses, producing upper and 
lower side-bands as Figure 3-3(b). In Figure 3-3(c),^ is too low for the input bandwidth, and 
there is a region of overlap (shaded) between the base-band and mirror image about . 
3.1.1.2 Aliasing 
In Figure 3-3(d), reconstruction can no longer separate the resulting ambiguities. This 
phenomenon, termed aliasing, is similar to stioboscopic effects observed in rotating objects in 
motion pictures. Aliasing can be avoided only i f 7^  is greater than twice the original signal 
bandwidth, ^ . Typically the input is band-limited with a brick-wall low-pass filter 
3.1.1.3 Choice of Sampling Rate 
The slope of available L-P filters forces designers to raise above the theoretical minimum. 
In consumer products, rates close to twice 20 kHz are used. For vari-speed operation a higher 
rate is reqiiired since the first image frequency could pass the reconstruction filter as off-tape 
sampling rate falls. 48 kHz has been adopted for professional use as it has a simple 
relationship (3/2) to 32 kHz FM landlines and is far enough above 40 kHz for vari-speed. 
3.1.2 Quantisation 
Uniform quantisation divides the continuous range up into equal intervals of width Q. Since n 
bits may represent at most 2" different values, the closest n-bit value must be determined. 
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Figure 3-3: Dlusttation of the sampling process in the frequency domain. 
3.1.2.1 Quantisation Levels 
Whatever the exact analogue input value, it wi l l be represented by the number at the centre of 
the interval in which it falls. The true continuous analogue voltage differs from its binary 
representation by an error which cannot exceed ±0.5^, as detailed in Figure 3-4. This additive 
random noise is termed quantisation noise, the digital equivalent of analogue thermal noise. 
3.1.2.2 Quantisation Noise 
I f the probability density function of the quantisation noise ^ is assumed to be uniform, a 
simple connection can be made between n bits and the signal-to-quantisation noise ratio 
f 2 2 
1. Then the mean squared error due to uniform quantisation is given by J dQ = 12-
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Figure 3-4: Quantisation noise shown as errors relative to original analogue waveform. 
(SQNR). For example, i f a sinusoid is sampled with a peak amplitude of V = 2 , then 
2^" = 2^"/8, giving the SQNR for a fiiU-scale sinusoid as: 
SQNR = lOlog 10 
"8 
T 
^12^ 
2« 
Eq. (3-1) 
= 101ogio(2 x l . 5 ) 
= 6.02« + 1.76 dB. 
Under these assumptions the maximimi SQNR is approximately 6n dB: however, two 
caveats must be considered. First, it is often assumed, incorrectiy, that quantisation noise may 
be treated as random uncorrelated noise. Second, i f the analogue signal is not at maximum 
amplitude, the noise level still remains the same, rendering quantisation noise more apparent. 
3.1.3 Data-Domain Conversion 
Now that the essentially separate processes of sampling and quantisation have been described, 
it is instructive to examine the complete digital signal processmg chain. 
3.1.3.1 A-D Conversion 
An analogue source, x(t), is digitised by the process depicted in the schematic of Figure 3-5. 
Prior to sampling, x(t) is first band-limited by a low-pass (L-P) anti-aliasing filter, attenuating 
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components greater than f / 2 . A sample-and-hold produces a pulse amplitude modulated 
(PAM) signal, having continuous amplitude at regular time intervals determined by f^. The 
PAM pulses are then quantised to produce a pulse code modulated (PCM) signal, x(n). 
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Figure 3-5: Schematic of the processes involved in analogue-to-digital conversion. 
3.1.3.2 D-A Conversion 
x(n) may then be manipulated by DSP algorithms implementing ASP techniques to produce a 
discrete output signal, y(n). Digital-to-analogue conversion (DAC) reverses the digitisation 
process, as Figure 3-6. The sample tiain, y{n), is converted to analogue form, y(t), by first 
ttansforming y(n) to stepped voltage levels. Resampling produces another PAM waveform 
and a low-pass reconstruction filter then returns the time-domain signal jKO-
3.1.4 Comparison of Processing Domains 
Any DMC must be, firstiy, economically viable and, secondly, operationally usefixl. As DSP is 
invariably more costiy, i t is useful to study the advantages presented by the digital approach. 
3.1.4.1 Disadvantages of Analogue 
In an analogue system, a signal can take on any one of a continuous set of values at any point 
m time. Degradations introduced in each processing section inevitably accumulate, setting an 
upper limit on the nmnber of sections that can be cascaded. Impairments can be considered ia 
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Figure 3-6: Schematic of the processes involved in digital-to-analogue conversion. 
terms of additive noise or distortion, and timing instabilities such as group-delay effects and 
jitter. These imperfections can never be separated from the original signal. 
3.1.4.2 Advantages of Digital 
A digital signal can have only discrete values at discrete times. Once a signal has been 
digitised it can, tiieoretically, be processed indefinitely without fiuther corruption. As DSP 
only uses multiplies, additions and delays, audio processing can be constructed with 
mathematical precision. Problems such as component drift can be virtually eliminated. 
Hme-division multiplexing (TDM) enables many audio signals on different time-slots 
to share one word-wide data bus as Figure 3-7. Delay elements may be used creatively or for 
the more subtie restoration of phase coherence in multi-microphone situations. Finally, direct 
interfacing at each machine boundary preserves signal fidelity until the final D-A conversion. 
3.2 Digital Audio Processing 
A mixing console can be specified by the nimiber of kiput channels, n, and output groups, m. 
Figure 3-8 shows one possible configuration representative of multitiack mix-down. 
3-6 
Chapter 3: Console Digitalisation Section 3.2.1: Matrix Representation 
20.8 ^s 
sample 
clock 
signal 
time-slots 
parallel 
digital 
audio 
samples 
LSB 
MSB 
i 1 2 3 4 5 100 101 1021 200 201 202: i2S3 254 255 
• 
256; 
CM CO 
sources 
0) 4) 
c c c c 
(B n 
4) 4) i i 
n n o o u u 
t n T— CM ( 0 CM CO 
4) XJ T3 •D c c c 
C 
c e
n en
 
en
 
tu
r 
tu
r 
tu
r 
R) to m U) 4> 4> 4) X X k_ k_ k_ 
u 3 3 3 X X X 
(B m n 3 3 3 
n n l a 
O) O CM 
CM CO M CO 
U U U U (0 (0 (0 
Figure 3-7: Time Division Multiplexing on a word-wide parallel bus.* 
a. LSB represents the least significant bit, and MSB the most significant bit of the sample word. 
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Figure 3-8: Simplified schematic of a mixing console during mixdown to stereo. 
3.2.1 Matrix Representation 
The group outputs of a DMC can be represented in simplified form (i.e. partially ignoring 
channel pan) by the following equation. Note, that neither ROTF are dependent on z: 
Y(z) = RFH{z)X{z) Eq. (3-2) 
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3.2.1.1 Group Output Vector — Y(z) 
Equation (3-3) shows the group output vector, Y(z), where y^z) is the output from track / of m: 
Y(z) Eq. (3-3) 
3.2.1.2 Routing Matrix — R 
R, the routing matrix, is shown in Equation (3-4). ff is the pan coefficient for channel c, 
then r^^ is eitherp^,t = 1,3,... or (l-p^),t = 2,4,... i f c is routed to track /: 
R 
^"2,1 ^2,2 
''t,2 t,c 
m,c 
1," 
2,n 
t,n 
m,n 
Eq. (3-4) 
3.2.1.3 Fader Coefficient Matrix — F 
The fader coefficient matrix, F, of Equation (3-5), denotes the values of the fader coefficients, 
fc, for each channel c: 
F = 
fx 0 
0 / 2 
0 0 
0 0 
0 
0 
0 
0 
fn 
Eq. (3-5) 
3.2.1.4 Channel Processing Matrix — H{z) 
Another diagonal matrix, Hiz), specifies the processing within each channel: 
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H(z) = 
h,{z) 0 
0 hp) 
0 0 
0 0 
0 
0 
0 
0 
0 
Eq. (3-6) 
where h((^z) is the characteristic oij cascaded second-order filter sections in channel c: 
Eq. (3-7) 
J + a, Z ^ + a2 Z ^ 
, = I I + b, z + z 1, 
Such bi-quadratic (or bi-quad) sections are usually implemented in the transposed 
direct form n of Figure 3-9 [McNally, 1981]. Advantages of this second-order topology 
include less tendency to overflow and minimal limit cycles effects. ^ Although IIR filters are 
sensitive to coefficient quantisation, this ordering of DSP primitives is minimally effected. 
- a 
x(n) v > — ^ 
i 
z -1 
-> y(n) 
Figure 3-9: Transposed direct form D, or transposed canonical, bi-quad section. 
3.2.1.5 Input Vector — X(z) 
To complete the matrix representation the input vector, X(z), contains the input, to each 
console channel c of n: 
1. As the dominant truncation takes place at one node. 
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Xi(z) 
X ( z ) = x^(z) Eq.(3-8) 
3.2.1.6 Summary 
I f the dimensions of a matrix, X = (x.^), 1 < / < r, 1 <y < c, are denoted by X^^, then, from 
matrix algebra, the product AB = C is defined only i f A and B . A B requires 
' mn •' mp pn mp pn ^ 
mpn multiplications (x) and m(l-p)n additions (2), or alternatively m(l-p)n MAC 
and mn x. If, however, AoiBisa diagonal matrix then mn x alone is sufficient. 
From this analysis, implementing Y(z) m Equation (3-2) requires n(m + 2) x and 
m(n-l) Z, with an additional 2n x and « Z for i? and a fiuther 5jn x and 4jn Z for H{z). 
Consequentiy, a DMC configured with n = 96,j = 6,m = 24, and^ = 48 kHz needs a 
8 7 1 
minimum of 2.24 x 10 MAC/s and 4.26 x 10 x/s, equivalent to a nominal 267 MIPS. ^ 
3.2.2 Processing Redundancy 
Recognising that the routing matrix R in Equation (3-4) is normally sparse achieves a major 
reduction in hardware: every possible input is never routed to every possible output. 
3.2.2.1 Tracking 
When used for tracking, the aim is normally to keep the mix imcommitted by preserving 
discrete microphone signals on tape. As a result there is a one-to-one correspondence between 
mputs and outputs, so n = m.R now has dimension R^^ and the number of DSP operations 
required to implement this configuration is reduced by a factor of m/n to 67 MIPS. 
1. Assuming, not unreasonably, both single-cycle MAC and multiply instructions. 
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R tracking 
^1,1 0 
0 ^2,2 
0 0 
0 0 
0 
0 
f 
t,e 
0 
0 
m,n 
m Eq. (3-9) 
3.2.2.2 Mixdown 
Ehiring mixdown, all channels are routed to two groups as shown in Figure 3-8. ^  R is sparse 
with only 2 rows populated and its effective dimension is reduced to Rj^. Processing 
resources required drops to 166 MIPS, some 60% of nominal. Experience suggests that 
channel processing is sparsely used, from 0% on 'classical' to around 30% for 'pop' work. 
R. mix-down 
''1,1 ^1,2 ^1,3 
''2,1 ^2,2 ^2,-i 
0 0 0 
0 0 
0 0 0 
he 
y 
2,c 
0 
0 
1," 
0 
Eq. (3-10) 
3.2.3 Audio Performance 
As both consumer media and professional digital production equipment have displayed 
audible imperfections, it is important to consider the main sources of such problems. 
3.2.3.1 Sampling Rate & Frequency Response 
The highest fixed sampling rate specified by international standards is 48 kHz. Even at this 
rate, the construction of low-pass analogue reconstruction filters providing over 100 dB 
attenuation is extremely difficult. Given that 48 kHz is only 8 kHz higher than a single octave 
above the extremes of human hearing, the extent of the problem becomes clear. 
In oversampling, the DAC input is sampled at 4 or 8 times f^, allowing the radical 
slope to be pulled back into the digital domain. Remaining filter requirements are reduced to 
1. The switch matrix for the track monitor and cue mixes are invariably similar to [-Slnix-down 
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that easily delivered by standard analogue design. As the market has grown, quality 
convertors have become available from Crystal and Motorola among other manufacturers. 
3.2.3.2 Word-Length & Dynamic Range 
The 96 dB SQNR range provided by true 16-bit conversion serves well in a single pass 
situation. Due to noise addition from multiple inputs an absolute rmnimum of 18-bits 
resolution is required for mix fimctions. In DSP, the major problem is ALU rotmding error: 
results longer than the supported word-length are simply roimded off when stored. 
Multiplication of any word-wide coefficient wiU always yield such a result. Mix data 
may be multiplied 20 or more times, accumulating rounding degradation with each multiply. 
There is a general acceptance that the minimum mantissa for professional ASP is 24-bits, 
giving a theoretical dynamic range of 144 dB for fixed point implementations [Eastty, 1986]. 
3.2.3.3 Real-Time Operation 
Opportunities for innovation are irretrievably lost i f DMCs merely mimic analogue consoles. 
It is a simple matter to change ASP coefficients in order to tailor frequency characteristics to 
orchestral or popixlar music recording. Consider the channel EQ in Equation (3-7): the 
response of each bi-quad section is entirely determined by the coefficient sets a and b. 
Processing delays are frustrating: in professional audio, such latency is completely 
unacceptable. An ASP throughput lag of only 1 ms can make ordinary studio procedures very 
difficult [Deutsch, 1982]. ff the lag should increase beyond this limit, or vary depending on 
the type of simultaneous operations, overdubbing and track-bouncing become impossible. 
3.3 Control and Display Processing 
As all housekeeping tasks including mix-down automation are related to the same time 
reference, normally SMPTE timecode, one central computer system should manage all. 
3.3.1 Control Rate vs. Audio Rate 
A major design choice is how to apportion the decoding of control movements and switch 
closures between control data and audio sample domains. It is generally held that, for audio 
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consoles, panel scanning need only be performed at a rate of 100-200 Hz. Consequently, the 
majority of control data should be processed in the control domain. 
This approach leaves only coefiBcient interpolation for the more costiy audio 
processing environment. The command structure should be able to control up to 128 audio 
channels, including groups, masters and auxiliaries as found in comprehensive music 
recording consoles, plus the retum of aU necessary status and display data. 
3.3.2 Control & Display Response 
The entire contiol system must produce apparentiy instantaneous results: ASP must foUow 
contiol movement in a natural fashion, with no perceptible lag. Acceptable delay between 
cortunand initiation and ASP response is in the region of 4 ms [Saunders, 1985]. For mutes 
and other push-button contiols, the impression of immediate response is even more critical. 
As the brain superimposes any visual lag, display update must also appear 
instantaneous [Gulick, 1989]. Initial display response has somewhat more latitude, owing to 
differences in auditory and visual acuity. Investigations at SSL have determined the maximum 
acceptable display lag to be in the order of 20 ms [Saunders, 1985]. 
3.3.3 Resolution & Psychoacoustics 
Two kinds of resolution must be considered for a given audio control — static resolution and 
dynamic resolution. For example, most researchers agree that a listener cannot pinpoint more 
than 15 discrete stereo positions between hard left and hard right: many put this number at 9. 
The higher number safely determines the static resolution requirements of a stereo pan-pot. 
I f an audio signal is dynamically panned using 15 steps, the jumps between discrete 
positions are clearly audible. Dynamic resolution requirements of stereo pan are, therefore, 
much greater than the static requirements. Sufficient dynamic resolution of 2 to 2 steps must 
be provided to emulate continuous variability for many fimctions [Saunders, 1985]. 
3.3.4 Automation 
Console automation systems perform many different fimctions apparentiy simultaneously. 
Here, that old chestnut of how much automation is actually usefiil is reconsidered. 
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3.3.4.1 Reset Automation 
It has been normal practice to have a 'lock-out' between studio sessions to ensure that console 
controls are not inadvertently adjusted. Automation SAVE and RESTORE commands allow 
sessions to be interlaced with the knowledge that previous settings can be exactly reproduced. 
To be operationally usefiil, such commands should take no more than a few seconds. Reset 
automation thus helps offset production cost by allowing more efficient use of studio time. 
3.3.4.2 Dynamic Automation 
Dynamic automation allows control movements during mix-down to be refined incrementally. 
Current systems operate at roughly 0.25 to 1.0 SMPTE frame accm-acy, storing information 
for approximately 100 dynamic and 200 momentary events. Total dynamic automation (TDA) 
extends this approach to embrace all control movements across the console. 
An advanced console has 30 variable fimctions in addition to faders and 70 switch 
fimctions in addition to mutes in each channel. TDA achieving control resolution and repeat 
accuracies similar to 'fader only' dynamic automation will require somewhere in the region of 
50 times the processing power and data storage of a standard reset system. 
3.3.4.3 Control Implications 
Beyond the economics of this, the designer must also tackle the control implications. 
Automation systems have evolved over the years to give the engineer many data editing 
modes such as R E L A T I V E , UPDATE, and AUTOTAKEOVER, which depend on dedicated status 
switches and displays. It is left to the reader to envision a suitably self-explanatory and 
efficient means of providing such facilities for aU control fimctions on a large DMC. 
3.4 Surface Ergonomics 
Ergonomics, or biotechnology, is the study of the man-machine interface (MMI) especially in 
terms of physiological, psychological and technological requirements. 
3.4.1 Overview 
As control and display conventions have survived and evolved, analogue console design has 
achieved a high degree of ergonomic integrity. Two factors are particularly important here. 
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3.4.1.1 Patterns 
Pattern recognition allows the operator to gaze across a properly designed contiol surface and 
acquire a quick grasp of the general situation. On a standard analogue console, clusters of 
controls serving the same purpose on different channels are easily identified by their location 
and physical characteristics [Kvalseth, 1983]. 
For example, all of the equaliser controls are usually positioned in the same row. The 
spacing of the controls within the equaliser, the colour-coding of their knobs, and the position 
and status indication of their switches is consistent. It is these patterns that make it easy to 
differentiate between an equaliser and a compressor, even on a high density contiol surface. 
3.4.1.2 Anomalies 
Anomalies are the complement of pattems: the anomaly is that which stands out from the 
pattern. Anomalies serve as visual hooks, directing the operator's focus to a control that may 
deserve attention [Pheasant, 1988]. Glancing across the contiol surface effortiessly detects 
anomalies such as the presence of an EQ IN lamp. 
When the operator focuses on that equaliser, anomalies within its local pattern, such as 
a mid-range boost contiol set fiilly clockwise, instantiy convey enough information for the 
human brain to determine i f a closer look is warranted. On closer examination, the scale 
surroimding the knob provides precise definition of the contiol's value. 
3.4.2 Control Layout 
I f all console contiols are within reach, then each is just one action away once relative 
positions are memorised. Contiols that lie beyond reach are quite a different story, however 
3.4.2.1 Ideal 
For ideal monitoring during mix-down, the engineer wil l sit centiaUy between the studio 
monitors. Contiols constantly bemg adjusted should be placed under his hands and the most 
important visual indicators stiaight ahead. Moving out from the centte line are conttols 
requiring occasional adjustment and second priority meters and lights. Everything other than 
re-adjustment of individual faders can be reached without moving up and down the console. 
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3.4.2.2 In-Line 
The vast majority of analogue production consoles foUow the 'in-Une' philosophy. Perhaps 
the main drawback of this compromise solution to ergonomic problems has been the exchange 
of console length for console depth. As the demand for fimctionality has steadily increased, as 
many control set sets as can be physically accommodated are provided in the channel strip. In 
most current layouts, it is possible to reach routing and some EQ controls only by standing up. 
3.4.3 Display Layout 
Display information may be provided aroimd or above the control on some kind of legend, on 
a VDU screen or both. Every indication must be obvious in meaning and easUy interpreted. 
3.4.3.1 Resolution & Psychoacoustics 
The degree of variability provided in a particular processor must be matched by the display. 
This is an inherent property of mechanically linked contiol sets but often overlooked in DMC. 
If contiol and audio processing emulate continuous variability and the corresponding display 
only supports a limited resolution, psychoacoustic phenomena will convince even the most 
experienced listener that they are hearing 'jumps' where none exist [Pheasant, 1988]. 
3.4.3.2 Definition & Pattern Recognition 
While numeric displays provide excellent discrete definition, pattern recognition is extremely 
low. Differences between one bar-graph column and another instantiy convey more usefiil 
information than read-outs of ' 30' and ' 80'. The height of a vertical colimm meaning quantity 
is intuitively clear but the best way to convey, say, EQ parameters is not immediately obvious. 
Except for channel and timecode indicators, the worst option is to display numbers directiy. 
3.4.3.3 VDU Displays 
The VDU screen is capable of representing virtually any display and has long been used in 
fader automation. Two screens will fit within the width of a compact console. Figure 3-10, 
displaying a huge amount of information — combined or superimposed. For example, the left 
screen may carry time of day, timecode and machine status, channel levels, and mute flags. 
The right screen may show assignable contiol settings with channel processing shown 
as a response curve or knob pictorial. During mix-down, all tiack levels or automated fader 
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levels could be displayed across both screens together with PPM ballistics. Recent products 
from SSL Ltd., such as Senaria, and Optimix, use two screens in such a fashion. 
3.4.4 Long vs. Virtual Surfaces 
Ergonomic testing has confirmed that operating a conventional 'long' console requires many 
eye movements. Very few actions are needed as all controls are effectively dedicated. 
Assessment of identical tasks on a variety of virtual systems by local expert operators shows 
that the niunber of eye movements is surprisingly similar in each case [Stavrou, 1993]. 
Given sufficient familiarity, the time required for operations is comparable, although 
observers cannot see the mental gymnastics involved. I f the number of controls is reduced the 
number of actions and keystrokes required is inevitably increased. Ergonomic testing of 
surface demands confirms that the weak link between operator and DMC is an ergonomic one. 
3.5 Assignable Mixing 
Recognising that the operator can examine and operate only a limited nmnber of controls at 
one time has brought about the concept oi assignability} 
3.5.1 Overview 
The standard way of providing free-grouping in professional consoles is by latching push-
buttons. Besides occupying considerable space, this vast nirmber of switches is a serious cost 
element. In many designs channel-to-track routing buttons have been centralised into a single 
assignable panel. Figure 3-10 shows how this concept can be extended across the console. 
Processing fimctions are also centralised: access to a particular channel is made by 
pressing the 'access' button adjacent to each fader. One set of controls and displays is moved 
from channel to channel, enabling the engineer to remain in the central listening position. This 
is clearly better than dodging back and forth to confirm that the stereo image is correct. 
1. Note that this is the sharing of controls and displays only — not the underlying processing resource. 
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Figure 3-10: Outline diagram of the assignable console concept. 
3.5.2 Implementation Issues 
A conttol set may perform the same fimction for a range of channels or different fimctions for 
the same channel. Conventional console design weighs heavily in favour of the later option. 
3.5.2.1 Per-Channel 
Sharing local contiol sets between different fimctions provides a means of temporarily 
'locking' any desired fimction. The only reqiurement is that a sufficient number of parameters 
be provided to accomplish all necessary contiol fimctions. However, this arrangement denies 
the operator the primary pattem recognition clues normally used to differentiate fimctions. 
3.5.2.2 FuU-Function Master 
An altemative scheme is to provide two or more assignable fiill-fimction control sets. Each 
one has a fixed location and readily identifiable physical characteristics, providing 
Simultaneous access to one channel's processing. This integration of conttols and displays is 
less physically and mentally taxing than a separated system which splits the operator's focus. 
3.5.2.3 Control Layout 
The proxunity of 'per channel' assignable contiol sets to a chaimel's 'permanentiy assigned' 
contiols is a definite plus. On the other hand, the removal of assignable fimctions from the 
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channel frees channel real estate for more 'permanently assigned' controls. Control spacing 
can also be increased to allow the use of displays with greater clarity and definition. 
3.5.2.4 Comparison 
It is not clear which feature is more valuable: the ability to adjust all interacting parameters on 
a given channel, or certain values of specific fimctions on different channels simultaneously. 
One needs to consider how many parameters can be simultaneously controlled and how many 
'fiUl-fimction master' control sets are provided. Substantial differences of opinion exist 
between mixing engineers with considerable experience and superb credentials [Jones, 1985]. 
3.5.3 Disadvantages of Assignable Faders 
The main drawback of assignability is befrayed by its name: access to ASP fimctions is no 
longer immediate. This applies not only to control access, but display access as well. While it 
is not desirable for a DMC confrol surface to map directly onto a conventional in-line 
configuration, ergonomic problems in the MMI must still be minimised. 
It is generally held that, irrespective of whatever else is assignable, there still has to be 
a fader dedicated to every input channel. ^  The more that automated mixdown is used, the less 
weight this argument holds. Now the channels to be manipulated in one pass of the multi-track 
can be assigned to a limited number of faders: that number is unlikely to exceed 10. 
3.5.4 The Virtual Console 
The term 'virtual console' has been loosely applied to any console that separates control and 
ASP fimctions. Strictly, the term refers to a DMC architecture that does not, in fact, exist. 
3.5.4.1 Screen-Based Digital Mixing 
One approach to the virtual console is to replace the real control surface by a picture on a 
screen manipulated by a mouse or similar pointing device. Whilst appearing most ingenious, 
this approach forces the operator to access controls in a purely serial fashion. Such designs are 
not usable in real-time and are essentially editing rather than trae mixing systems. 
1. Opponents of assignable mixing argue that one might want to touch any control instantly. 
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Edit stations have been proposed on which the engineer may prepare control 
sequences off-line. UnUke video, where still frames have meaning, one can hardly perform 
audio mixing without auditioning ASP operations in real-time. Clearly, a far more advanced 
MMI is necessary than that offered by purely screen-based digital console designs. 
3.5.4.2 A Very SmaU Console 
In the VSC60 virtual surface prototype Stavrou and his colleagues redesigned a tactile control 
surface from first-principles, discarding many axioms of surface design. To perform the same 
tasks as conventional consoles needs a radical shift in allocation of himian resources. For 
example, eye movements are reduced to just 0.39% of operating time [Stavrou, 1993]. 
A N C I L L A R Y B L O C K 
E . Q . S e c t i o n 
S E L E C T O R S T R I 
Q Q Q Q Q Q Q 
F i d « r s c r i b b l e s i r i p ~ J 
T U S P R I O R I T I E S <»V l T * _ . ^ . . . . " 
Figure 3-11: Outline drawing of the control layout of the VSC60 (courtesy AES Inc.). 
At first glance the VSC60 in Figure 3-11 looks like a relatively conventional 10-
channel desk. Secondary contiols such as routing, filters, and dynamics are placed in a seff-
assigning Ancillary Block. Note the lack of multi-fimction conttols: even from across the 
contiol room, ttaditional visual pattem and anomaly clues are preserved intact. 
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3.6 Conclusions 
Recent ttends suggest the real possibility of an integrated digital sound production chain 
between studio microphones and PWM-powered loudspeakers. AES/EBU Serial 
Transmission Formats (ANSI S4.40-1985), co-axial and fibre-optic constmier standards, and 
MADI are major steps towards this goal. What is stiU required is an all-digital studio console. 
A vital stage in DMC implementation is the ASP sub-system itself. In this chapter, the 
author investigates this part from a novel perspective. Not only does this approach determine 
the level of real-time DSP necessary for a 96:24 DMC (267 MIPS), but it also reveals how to 
exploit inherent redundancy during tracking (67 MIPS) and mix-down (166 MIPS). 
Much effort has been invested in advancing digital ASP teclmiques. In confrast, the 
layout of the control surface, or man-machine interface, is not generally regarded as greatiy 
affecting usability. Freedom from the consfraints imposed by mechanical linkage, however, 
creates a number of potential opportxmities to improve the man-machine interface (MMI). 
Assignable mixing reduces the graphic density of the confrol surface and the total 
number of confrol sets required for a given configuration. Digital implementation makes TDA 
a technical reality although at significant cost uplift. In a mature digital architecture, the only 
restrictions should be the amount of processing resource and the imagination of the engineer 
On a virtual, or fiiUy-assignable, console out-of-reach controls are physically 
removed: only the correct sequence of keysfrokes brings them within 'reach'. Each virtual 
console uses different sequences of keysttokes to access out-of-reach confrol sets. It would 
appear that the MMI is becoming more maladroit with each advance in surface technology. 
In Stavrou's VSC60, a selector strip adds to the engineer's orientation, altering this 
10-channel desk (220 knobs) as though the engineer moved to that position. Some multi-
fimction designs requfre 400 keysfrokes to bring all these parameters within reach. Notably, 
such improvements are solely as a result of surface design and not advanced technology. 
At the start of this chapter, Figxu-e 3-1 showed the DMC as consisting of three major 
sub-systems. The next part of this thesis on digital mixing consoles will concenfrate on the 
thfrd of these. As the logical starting point for any M-P design is the choice of processing 
element, the next chapter focuses on this specific aspect of the ASP computation engine. 
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Chapter 4 
Programmable DSP Devices 
Many semiconductor manufacturers have developed DSP VLSI suitable for digital ASP. Here, 
the principle features of available processing technologies are analysed and compared. 
4.1 Introduction 
Differences between reduced-instruction-set computers (RISCs), superscalar^  fiPs, and 
programmable DSPs result mainly as a consequence of real-time design decisions. 
4.1.1 History of DSP Devices 
True programmable DSPs began to appear 25 years ago with the Bell Labs DSPl. In 1984, 
Texas Instruments (TI) infroduced the popular TMS32010 with a fiill suite of development 
software. Motorola, a relative newcomer, shipped its first DSP in 1987. As shown in 
Figure 4-1, peak performance has doubled approximately every 3 years. Recent developments 
have included several devices dfrectiy supporting multi-DSP topologies (see Appendix A). 
4.1.2 General-Purpose vs. DSP Processors 
DSPs are, in effect, RISCs optimised for the execution of DSP instructions. A relatively large 
area of silicon is devoted to an array multiplier and a barrel shifter [Nishitani, 1986]. In 
conttast, these operations are statistically unimportant for G-P programs. Most G-P processors 
have a limited number of internal registers and lack a fast multiply instruction. 
Such restrictions led to the development, firstiy, of specialised real-time DSP sub-
systems, such as the BBC's bit-slice COPAS-2^ [McNally, 1982], and then programmable 
VLSI DSPs. Differences to G-P ^Ps include: dual-bus architectures, DSP-related addressing 
modes, and serial interfaces to serve AES/EBU and ADC/DAC peripherals. 
1. Superscalar architecture improve performance by exploiting additional instruction-level parallelism. 
2. COPAS-2 technology led to the development of the first commercial DMC, the Neve DSPl. 
4-1 
Chapter 4: Programmable DSP Devices Section 4.1.3: Benchmarks 
/ 
1978 1980 1982 1984 1986 
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• MIPS 
o MFLOPS 
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1988 1990 1992 1994 
Figure 4-1: Peak performance of commercially available DSP devices. 
4.1.3 Benchmarks 
MIPS comparisons of DSPs have two disadvantages. Firstiy, MIPS is dependent on the actual 
instruction set. Secondly, MIPS can vary widely between different code on the same device. 
One of the most basic metrics is the multiply and accumulate (MAC) operation, listed in 
Table 4-1. While small ASP routines of non-trivial program complexity, such as the biquad 
filter, can be more representative, the MAC determines the maximum rate of DSP algorithms. 
4.2 Arithmetic 
When evaluating programmable DSPs, one of the first features to consider is numeric format. 
In this section, the characteristics of fixed-point and floating-point arithmetic are compared. 
4.2.1 Fixed-Point 
Considerable attention must be given to the limitations of fixed-point arithmetic. Precision is 
lost through quantisation arising from both data-domain conversion and multiplication. 
4.2.1.1 Multiplication and Quantisation 
Quantisation errors occur during multiplication since the number of bits required to specify 
the product is equal to the smn of the number of bits in each operand. I f operands have n bits, 
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Company Part No. Release Date MAC (ns) 
Precision^ 
Fixed-Point Floating-Point 
Analog 
Devices ADSP21020 1991 80 32/40 32 or 40/40 
DSP32C 1988 80 16 or 24/40 32/40 
AT&T DSP16A 1988 33 16/36 — 
DSP3210 1992 30 16 or 24/40 32/40 
DSP56001 1987 60 24/56 — 
Motorola DSP96002 1990 60 32/64 44/96 
DSP56116 1991 50 16/40 — 
TMS320C30 1988 50 16/32 32/40 
TI TMS320C50 1990 35 16/32 — 
TMS320C40 1991 40 24/32 32/40 
Table 4-1: DSPs representative of the most important architectural techniques, 
a. xty: where x is the number of bits in the multipher operands, and^ is the number of bits in A L U operands. 
both ALU and acciunulators must be 2n bits wide to preserve the fiill product. As only n bits 
are ultimately stored, the programmer must determine which bits to keep. Storing the lowest 
order n bits possible without causing overflow maintains maximum operand precision. 
4.2.1.2 Overflow 
Overflow can occiu" in two ways in a fixed-point DSP. Either an accimiulator overflows, 
producing large magnitude/sign errors, or high-order bits are discarded when it is stored. 
These effects can be ameliorated by greater precision for operands, additional acciunulator 
headroom, and saturation limiters. There is a dfrect frade-off between probability of overflow 
and number precision as variables must be scaled so that overflow is sufficientiy tmlikely 
4.2.2 Floating-Point 
Compared with fixed-point, the role of floating-pomt arithmetic is to identify the best bits in 
the result to store and at the same time keep frack of scaling changes. 
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4.2.2.1 Overview 
A floating-point number, x, is made up of a mantissa, M{x), and an exponent, E{x), such that: 
x = M(x)x2^^"^ Eq.(4-1) 
Multiplying two floating-point numbers, x and gives the product, z, as: 
z = Mix) X M(y) X 2^^"^ ^  Eq. (4-2) 
A floating-point multiplier must contain both a multiplier and an adder for exponents. In the 
Motorola DSP96002, for example, the floating-point multiplier takes operands with up to 
44 bits (32/11), with the fiill precision result (64/11) stored in 96-bit registers. 
4.2.2.2 Renormalisation 
When two mantissas are multiplied together, several of the most significant bits m the result 
may be identical and, hence, redxmdant. A shift can dispose of these extta bits and the 
exponent adjusted to tiack scaling. In virtually all floating-point DSPs, such 'renormalisation' 
is done automatically in hardware after each arithmetic operation [Motorola, 1989b]. 
4.2.2.3 Dynamic Range 
Figure 4-2 shows that the dynamic range of floating-point arithmetic is much greater than that 
of fixed-point. 24-bit fixed-point approaches an upper boimd SQNR of +144 dB whereas 
floating-point with a 24-bit mantissa achieves the best performance possible with 24-bits. An 
8-bit exponent is sufficient to maintain this SQNR over a dynamic range of «1500 dB. 
144 dB 
m 
z o w 
FIXED-POINT 
24 bits^ 
FLOATING-POINT 
48 dB 
144 dB + 
-r 7 
dynamic range for SQNR of y 
input (dB) ^ input (dB) 
»1500 dB dynamic range 
Figure 4-2: SQNR and dynamic range, shown as a fimction of signal level. 
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4.3 Memory 
Simultaneous memory accesses are also crucial to the performance of DSPs. This reqtiirement 
is accomplished through a combination of parallel memory banks and rich addressing modes. 
4.3.1 Parallel Memories 
In conventional von Neimiaim architectures, an instruction and its operands have to be fetched 
sequentially. Consequentiy, many DSPs have employed the Harvard architecture shown in 
Figure 4-3. Two memories and two busses permit instruction and operand fetch to coincide. 
PROGRAM 
MEMORY 
DATA 
MEMORY 
1 
Figure 4-3: Basic Harvard architecture, as used in many early DSPs. 
4.3.1.1 First Modification — Data Stored in Program Memory 
The first modification to the basic Harvard architecture (see Figure 4-4) permits data stored in 
program memory to be used in arithmetic instructions (e.g. AT&TDSP32C [Fuccio, 1988]). 
Instnictions with two or more operands (i.e. MAC) still require two memory cycles. 
PROGRAM/DATA DATA 
MEMORY MEMORY 
mmmmm mmmmm mmm mmm 
Figure 4-4: Ffrst modification — data stored in program memory. 
4.3.1.2 Second Modification — Multi-Ported Data Memory 
The second variation, illusfrated in Figure 4-5, is to use multi-ported data memory as utilised 
in the Fujitsu MB86232. Although often perceived as a costiy solution, multi-operand 
instructions do not reqmre operands to be separated into multiple memory banks. 
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PROGRAM 
MEMORY 
' \\ ' 
MULTI-PORTED 
DATA MEMORY 
Figure 4-5: Second modification — multi-ported data memory. 
4.3.1.3 Third Modification — Instruction Cache 
In Figure 4-6, an instruction cache supplements program/data memory. When cached 
instructions are executed, no instruction-fetch is required and so a memory access is freed for 
a data fetch (e.g. Hitachi 61810). Such low-overhead looping is a common feature today. 
PROGRAM PROGRAM/DATA 
CACHE MEMORY 
i 
DATA 
MEMORY 
Figure 4-6: Third modification — instruction cache. 
4.3.1.4 Fourth Modification — Third Memory Bank 
An obvious next step is to expand the instruction cache until it becomes a third memory bank, 
as Figure 4-7. This approach is used in the Motorola DSP56001 and DSP96002 to provide 
simultaneous on-chip fetches of an instruction and two operands.^  In contiast, the TI 
TMS320C30/C40 use an instruction cache to conserve the external memory cycle [TI, 1987].^  
PROGRAM 
MEMORY 
DATA#1 
MEMORY 
DATA #2 
MEMORY 
mmm W//////////A mmfmmmm 
Figure 4-7: Fourth modification — third memory bank. 
1. On-chip RAM can be accessed twice in each cycle, ensuring that DMA does not interfere with execution. 
2. In these TI DSPs, the second access can be used by some multi-operand instructions. 
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4.3.1.5 Fifth Modiflcation — Several Memory Banks 
Several DSPs achieve high memory bandwidth by accessing parallel memories twice in each 
instruction cycle. The Hitachi DSPi, on the other hand, uses six memory banks as Figure 4-8. 
Instructions with three memory operands (e.g. 2 reads, 1 write) use three of the fotu data 
memories and program memory. Simultaneous input/output (I/O) can access the foxuth bank. 
I/O PROG. PROGRAM DATA#1 DATA #2 DATA #3 DATA #4 
MEMORY MEMORY MEMORY MEMORY MEMORY MEMORY 
Figure 4-8: Fifth modification — several memory banks. 
4.3.2 Demand Ratio 
Demand ratio is defined as the total nmnber of memory cycles per instruction cycle, 
summarised in Table 4-2. Devices with the smallest ratio of two reqmre instruction caches in 
order to execute instructions with two operands in a single cycle. Cfrcular buffer addressing 
modes are requfred in order to implement FIR filters in one instruction cycle per tap. 
DSPs with a demand ratio of three do not require an instruction cache, but do reqmre 
cfrcular buffer addressing for delay lines. When the value is four or higher neither cfrcular 
buffer addressing nor instruction caches are needed. Note, however, that the demand ratios 
given here are for intemal memory: values are usually much lower when memory is off-chip. 
4.3.3 Internal and External Memory 
As DSPs are intended for stand-alone use, most have memory on-chip: there are more subtie 
reasons, however. Multiple independent memory banks and multi-ported memories are 
diEBcult to implement off-chip as the pin coimt is excessive. Furthermore, the speed penalty of 
going off-chip increases the system cost by requiring faster memories. 
Motorola's DSP96001 has a 32-bit word-length and three memory banks, each with a 
32-bit^ address, requiring 192 pins for bussing alone i f implemented externally. Multiplexing 
1. For a 4G word address space per memory bank, the largest of all the DSPs 
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Part No. No. of Banks 
Demand 
Ratio Cache Intemal Memory^ 
Extemal 
Memory 
ADSP-21020 0 (2) 32 W — 4GWP 16MWP/D 
DSP32 2 2 no 2 X 512WDRAM 512 WPROM 12 KW 
DSP32C/3210 3 4 no 
2 X 512 W D RAM 
512 W PRAM or 
1 KW P ROM 
4MW 
DSP56001 3 3 no 
2 X 256 W D RAM 
2 X 256 W D ROM 
512 WPRAM 
3 X 64 KW 
DSP96002 3 4 no 
2 X 512WDRAM 
2 X 512 W D ROM 
512 WPRAM 
4GWP 
2 X 4 GW D 
TMS320C30/C40 3 4 64 W 2 X 1 KW P/D RAM 4 KW P/D ROM 16 MW 
Table 4-2: Summary of memory systems for preferred DSPs.^  
a. P and D represent program and data memory, respectively. 
b. W represents 'words', where word-length is dependent on individual DSP numeric formats. 
is not an option due to fast cycle times and costly extemal demultiplexing. Only the more 
expensive 200-pin version, the DSP96002, carries two physical busses off-chip. 
4.3.4 Addressing Modes 
While parallel memory banks can increase memory bandwidth, one fimdamental problem 
remains. Listructions must specify as many as three simultaneous memory accesses. 
4.3.4.1 Register-Indirect Addressing 
In register-indirect addressing, a set of address registers permits the specification of several 
addresses in a one-word instruction. Loaded with the address of one word in a data structure 
(e.g. the first sample in a delay line), all instructions accessing the delay line then reference 
this register. Since the register bank is small, few bits are required to specify each register. 
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4.3.4.2 Modulo-Mode Addressing 
An efficient alternative to shifting data m memory is the cfrcular buffer (Figure 4-9): m + \ 
contiguous memory locations are allocated beginning at /. Using modulo-mode addressing, a 
register reverts to m when it is incremented beyond 1 + m. Motorola DSPs have 24 registers 
arranged in triplets: the address is held in rx, the increment ia nx, and the buffer length in mx. 
Two address ALUs perform post-auto-increment and modulo arithmetic, supporting 
simultaneous modulo addressing for data and coefiBcients. In order to simplify address ALUs, 
cfrcular buffers must begin on power-of-two botmdaries. ff (/w + 1) < 2^ but {m + \)> 2^'^, 
then the low order A;-bits of / must be zero. Consequently, / must fall on a multiple of 2 .^ 
l + m I 
Figure 4-9: Visualisation of a cfrcular buffer of length m. 
4.3.4.3 Other Addressing Modes 
Register-dfrect and modulo addressing modes cannot be used exclusively in ASP. Most DSPs 
have some form of immediate addressing (operand is part of instruction) and direct addressing 
(address is part of instruction) as shown in Table 4-3. Other modes include indexed addressing 
for non-sequential array access, and bit-reversed for re-ordering FFT output vectors. 
Part No. Immediate Dfrect 
Indfrect 
Bit 
Reverse No. of 
registers Modulo Index 
ADSP-21020 yes yes 16 yes yes yes 
DSP32/32C/3210 int. only int. only 15 no no no/yes/yes 
DSP56001 yes yes 8 yes yes yes 
DSP96002 yes yes 8 yes yes yes 
TMS320C30/C40 yes 64 KW 8 yes yes yes 
Table 4-3: Siunmaiy of addressing modes for preferred DSPs. 
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4.4 Pipelining 
To keep the instruction cycle times o f programmable DSPs short, operations are pipelining. 
DSP intemal pipelines and the dififerent programming styles required are examined below. 
4.4.1 Interlocking 
As shown in Figure 4-10, one model o f DSP pipelining distinguishes between instruction 
fetch, decode, operand fetch, and execution stages. ^  Instruction fetch occurs at the same time 
as the previous instruction decode and the operand fetch for the instruction before. 
Overlappiag iustructions gives the impression that each one finishes before the next begins. 
PC 
—1 
instruction fetch 
y/z/z/z/^y/My/////. 
decode 
operand fetch 
y / / / / / / / / / / , v//y////y/. 
execute 
Figure 4-10: Model o f the pipelining within a programmable DSP.^ 
a. Cross-hatched boxes indicate latches, which latch signals once per instruction cycle. PC represents the 
program counter, controlling which address is fetched from program memoiy. 
With this scheme, contention can occm for intemal resources: e.g. fetching two 
operands fi-om the same memory bank. In interlocking control logic delays A L U execution to 
resolve the contention. O f the DSPs discussed here, T I processors make the most use of 
interlocking [ T I , 1987]. Accordingly, the intemal timing of these devices is rather elaborate. 
1. To which the TI TMS320C30 and TMS320C40 confonn well. 
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4.4.2 Time-Stationary Coding 
M tune-stationaiy coding, an instruction specifies the operations that occur simultaneously. 
Several DSPs, including the Motorola DSP56001, are built around the outline reservation 
table o f Table 4-4 [Lee, 1989]. Each instruction specifies simultaneous operand fetch and 
execute operations. In essence, the program model is one o f parallelism rather than pipelining. 
Hardware Instruction Cycle 
Resource n n • f 1 « + 2 n + 3 
Program memory j^ HHHH 
X-data memory 
Y-data memory 
A L U 
Table 4-4: Outline o f reservation table for DSPs that use time-stationary coding. 
Consider the DSP56001 M A C instruction o f Figure 4-11: registers xO and j O were 
loaded from memory in a previous instruction; the product o f xO and yO is added to the a 
accmnulator in the same cycle. Unlike any other device, the DSPS6001 has an adder 
integrated into the multiplier, so that the M A C actually occurs together in the same hardware. 
mac x O , y O , a x : ( r O ) + , x O y : ( r 4 ) - , y O 
Figure 4-11: Example M A C instruction, in Motorola DSP56001 assembly code. 
4.4.3 Data-Stationary Coding 
In data-stationary coding, a single instruction specifies all operations performed on a set o f 
operands. This approach is more natural since tiie instiiiction q)ecifies wdiat happens to given 
data. The main upshot is that the results o f an instmction may not be immediately available. 
A T & T floating-point DSPs are the most dramatic examples o f data-stationary coding. 
Fast interrupts are more diff icul t wi th data-stationary than with time-stationary coding. 
For example, the A T & T floating-point DSPs have a three-cycle quick interrupt. To 
accomplish this, a second set o f pipeline registers 'shadow' the main set, storing the processor 
state when an interrupt occurs. ^ Nested interrupts are, o f course, not possible [AT&T, 1991]. 
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4.4.4 Comparison of Coding Methods 
lime-stationary coding has a number o f advantages. Firstiy, the timing o f a program is clearer 
Secondly, interrupts can be much more efficient, since the programmer has explicit control 
over the pipeline. The Motorola parts have a very fast interrupt, taking exactiy two instruction 
cycles to puU audio samples fi^om an A D C or AES/EBU peripheral into a circular buffer 
Data-stationary is no less efficient than time-stationary coding. However, to specify a 
multiply, accumulate and store wi th time-stationary coding requires several instructions. 
Other operations proceed in parallel specified by the tmused operand fields. In data-stationary 
coding other operations proceed in parallel due to neighbouring instmctions. 
4.4.5 Branching 
One diff icul ty wi th pipelining is branching: several problems conspire to make it difficult to 
achieve efficient branching. First, there may not be sufficient time between instruction fetches 
to decode a branch instruction before the next fetch. Secondly, in conditional branching, the 
next instruction fetch cannot occiu- before the A L U condition codes can be tested. 
For reasons o f efficiency in ASP, i t is necessary to use low-overhead looping rather 
than branch instmctions. In Motorola DSPs, any number o f instructions may be included 
inside a loop and loops are interruptible. Another technique used to avoid the inefficiencies 
associated wi th conditional branches are conditional instructions [Motorola, 1989a]. 
4.5 Software Development Tools 
DSP software development tools have evolved jfrom simple assemblers to the integrated 
software tools necessary to cope with ever-increasing DSP complexity. 
4.5.1 Optimising C Compilers 
One of the main problems wi th programmable DSPs still persists: code must be tuned by hand 
to meet hard real-tune constraints. Optimising parallel C compilers exist for the latest 
generation o f floating-point DSPs. Floating-point arithmetic in conjunction with this compiler 
1. Shadowing is also used by Analog Devices in the ADSP-21020 to achieve single-cycle context switching. 
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technology removes the need for much prograimner-intensive scaling. Regardless of 
efficiency, these compilers wUl inevitably be used for large-scale digital ASP applications. 
4.5.2 Block-Diagram Environments 
It is doubtfiil that good C compilers alone are a complete solution. While not entirely new in 
the field o f DSP, various very high-level 'iconic' development environments have emerged. 
4.5.2.1 Gabriel 
A t the University o f Berkeley, Lee et al. have developed a block-diagram environment called 
Gabriel. Real-time constraints, sample rates, recurrences, conditionals, and iteration are 
managed systematically. Also capable o f generating code for multiple processors, Gabriel's 
basic facilities have been demonstrated for both tiie DSP56001 and DSP32 [Lee, 1987a]. 
4.5.2.2 Comdisco Signal Processing Worksystem 
Comdisco's Signal Processing Worksystem (SPW) allows ASP algorithms to be quickly 
implemented wi th minimal software coding. The designer 'wires-up' DSP algorithms chosen 
fi-om a library o f processing blocks, and then compiles and downloads the resultant assembly 
code. Processing blocks can be manually allocated for multi-DSP platforms. 
4.5.2.3 m C A M Signal Processing Workstat ion 
In addition to developing the dual-i860 ISPW, the I R C A M research organisation in Paris has 
also developed custom applications for this 93.5 MIPS NeXTcube add-in. Animal provides a 
real-time object-oriented programming environment, while the graphical programming 
language AMA' i s a suited to distributed real-time ASP applications such as musical synthesis. 
4.5.3 Software Simulators 
A n essential capability almost totally lacking in software simulators is the simulation and 
debugging o f multiple-DSP systems. Motorola is a notable exception: simtzlator sub-routines 
can be called from user-written code. Each call emulates the state change o f a processor in one 
clock cycle. A D M C designer planning to use several DSPx600x can write C code that 
emulates the interconnection o f DSPs, shared memoiy, and other peripheral hardware. 
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4.5.4 Real-Time Operating Systems 
SPOX-OS is a real-time C-based operating system for programmable DSPs providing 
multitasking, memory-management and device-independent I/O. SPOX-MATH, a library of 
optimised assembly-language routines, minimises the effort required to code a wide-range of 
DSP applications. While the inevitable consequence of using SPOX is increased overhead, a 
designer can develop an entire application in C and then hand-optimise time-critical sections. 
4.5.5 West vs. East 
Japanese manufacturers specifically target their DSP devices at a few large manufacturers 
with large-volume sales. While their designs provide good support for application-specific 
routines, development tools suffer as a result. In contrast, North American manufacturers 
target their products at the signal processing community in general. Consequentiy, these 
manufacturers must provide high-level language compilers and integrated development tools. 
4.6 Processing Technology and DMCs 
DMCs must be implemented using the technology of the day. In the 1970s, only discrete logic 
or bit-slice technology could be tailored to the processing demands of professional ASP. 
4.6.1 Parallel-Bus DSPs 
By the late 1970s, many manufacturers had produced 16-bit fixed-point DSPs. Although used 
for ASP, audio performance was simply not adequate for professional DMCs [Eastty, 1986]. 
4.6.1.1 Fixed-Point 
In 1987, Motorola introduced the first 24-bit fixed-point DSP shown in Figure 5-11. The 
DSP56001 offers a 24 x 24-bit multiplier/adder, 2 x 56-bit accxunulators and a dual Harvard 
architecture intemally. Problems with operand scaling and limit-cycles were greatly reduced. 
Some products based on bit-slice parts, such as the SSL 01, were superseded overnight. 
The SCI port interfaces to serial protocols such as M I D I , and the SSI to data-domain 
and digital audio protocol converters. A n 8-bit wide HOST port is also provided. Hme-
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Figure 4-12: Block diagram o f the Motorola DSP56001 (courtesy [Motorola, 1989a]). 
stationary coding coupled with operational concurrency results in efficient coding of stock 
ASP algorithms. This DSP has proved popular with professional audio manufacturers. ^ 
4.6.1.2 Floating-Point 
Some console designers have opted for IEEE-format floating-point DSPs. From Figure 4-2, 
32-bit floating-point arithmetic does not offer increased resolution over 24-bit fixed-point but 
does remove the need for scaling. L imi t cycles are less problematic through the much 
increased dynamic range o f both signal and coefficients alike. However, these advantages are 
gained at the expense o f increased cost and instruction cycle times (see Appendix A ) . 
4.6.2 Serial-Bus DSPs 
Sony developed the CXD-xxxx serial-bus DSPs for professional audio use. Dedicated 
devices, such as the CXD-8307 8:1 mix-bus, are complemented by programmable ASP parts. 
4.6.2.1 Sony CXD-1160 
The CXD-1160 has two stereo inputs, one stereo output and contains a multiplier, A L U , on-
board control program and serial host port. Processing speed and instmction cycle run at 128-
1. Products include the Peavey DPM range of synthesizers and AMS/Neve Logic consoles. 
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times the word clock. This first-generation part can be programmed to perform a wide variety 
of ASP tasks including: phase inversion, high and low pass filtering, or 3-bands o f sweep EQ. 
4.6.2.2 Sony CXD-2705 
The CXD-2705 is a enhanced version of the CXD-1160. A faster processing speed (256-times 
word-clock), 52-bit intemal word-length and two additional stereo outputs support fader level, 
muting, output routing and stereo 4:2 sub-mix fimctions. Addition hardware is also integrated 
into the multiplier unit to realise a true M A C instruction [Hingley, 1992]. 
4.6.2.3 Comparison w i t h Parallel-Bus DSPs 
Serial-bus devices offer flexible processing and AES/EBU-transparent audio quality at low 
cost. A D M C signal path can be created by simply cascading devices. ^ However, chip count 
rises as a product o f the number o f inputs, outputs and processing fimctions. Furthermore, the 
ciunulative pipeline delay inherent in serial-bus DSPs becomes a serious design problem. 
Conventional parallel-bus processors are more suitable for large-scale D M C implementations. 
4.6.3 Application-Specific Integrated Circuits 
Unlike DSPs, which are fabricated in runs o f 100s o f thousands at a time, application-specific 
integrated circuits (ASICs) are generally made in batches o f 10-100 thousand. 
4.6.3.1 Overview 
Only the top layers o f metal interconnect define circuit fimction in semi-custom ASICs. In 
fiiU-custom ASICs, traditionally the exclusive preserve o f IC manufacturers, all layers are 
defined. Silicon compilers accept an ASIC specification as a C A D logic schematic or V H D L 
description, which is transformed with miiumal intervention into a silicon layout. As a result, 
design engineers wi th littie knowledge o f IC manufacture can produce DMC-specific VLSI . 
4.6.3.2 Design Methodologies 
Static-synchronous is the most straightforward, using edge-sensitive, single-phase clocking 
schemes. Multi-phase static designs use multi-phase level-sensitive clocking, an approach 
ideally suited to audio ASIC production. In contrast, multi-phase dynamic designs require a 
1. Sony's stereo-format 8:2 DMX-E3000 is based on the CXD serial-bus chip set discussed here. 
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clock to maintain their state. ASIC vendors rarely have libraries to support this advanced 
methodology and few, i f any, w i l l accept responsibility for such designs [Naish, 1988]. 
4.6.3.3 Advantages 
ASICs release D M C designers from the constraints imposed by DSP V L S I manufacturers. 
Many analogue and digital fimctions can be implemented on one wafer, with the number 
format optimised throughout. Testibility features, such as scan paths, can be built-in as an 
integral part o f the design [Trontelj, 1989]. Neve have implemented such a chip-set, usiag T I 
libraries, which are now employed in the recentiy-released Capricorn D M C . 
4.6.4 Vector Processors 
While the Intel 1860 was originally developed for graphics processing, its high-speed vector 
capabilities are being exploited in a wide range of DSP-intensive applications. 
4.6.4.1 Overview 
The Intel 1860, Figure 4-13, brings super-computer design concepts to floating-point (iPs. 
Dual-operation instructions use both FPUs increasing the efficiency o f DDR. filters and FFTs. In 
the dual-instruction mode, a RISC integer instmction is executed simultaneously. On-chip, the 
1860 has both instruction and data caches, wi th a TLB. Direct MIPS comparisons with DSPs, 
however, can be misleading: other performance factors are just as critical. 
4.6.4.2 Peak Performance 
Intel quotes 100 MFLOPS (peak) for tiie 50 M H z part: 2-3 times that o f most DSP devices 
[Intel, 1990]. As the 1860 relies heavily on pipelining, this rate can only be achieved by fiilly 
utilising dual-operation instmctions. In non-vector ASP, cache-misses and pipeline-flushes 
reduce actual performance to a fraction o f peak. Most DSPs, by contrast, do not implement 
pipelining within the A L U , simplifying programming, particularly hand-coding. 
4.6.4.3 Data Movement and I / O 
To keep an A L U continuously supplied with new data, many DSPs support two EMIs with 
separate address ALUs , h i contrast, the i860 provides only one extemal bus and can only 
support concurrent accesses when operating out o f on-chip cache. Most DSPs provide one or 
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Figure 4-13: Block diagram of die Intel i860 (courtesy [Intel, 1990b]). 
more I/O port, each wi th a independent D M A controller. The 1860 provides no 1/0 ports and 
no D M A controller, making i t impossible to access and process data concurrently. 
4.6.4.4 Context-Switching and Determinism 
Large register files and multi-stage pipelines l imi t context-switch response. The 1860 requires 
81 instmction cycles to save registers before each switch: DSPs can take as few as 18. Many 
DSPs enable fast interrupts to be serviced in 2 instructions: the 1860 requires 24. Real-time 
performance o f vector processors depends on cache hit-rate. While many DSPs include cache 
memory, portions can be locked independentiy to ensxire a 100% cache hit-rate. 
4.6.4.5 Appl ica t ion to Real-Time ASP 
One way to alleviate I/O limitations is to use a DSP fi^ont-end processor to handle real-time 
I/O, and i860s as back-end compute servers. ^  Vector processors may then be successfidly 
employed in DSP reqiuring limited real-time I/O — e.g. synthesis. For I/O-intensive 
1. Ariel's ISPW integrates two i860s with a Motorola DSP56001 on one NeXTcube expansion card. 
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applications such as digital mixing, however, prograrmnable DSPs offer many benefits. The 
i860's single E M I and limited I/O also make i t cumbersome to use multiple units together 
4.6.5 Parallel DSP Devices 
Manufacturers continue to increase DSP performance as silicon processing technologies 
allow. Historically, very littie support has been provided for parallel computation. 
4.6.5.1 Inmos T801 Transputer 
Specifically designed for parallelism, the Inmos transputer can perform DSP operations 
especially when non-time critical.^ As shown in Figure 5-12, a 32-bit time-slicing CPU is 
mtegrated with 4K bytes o f R A M and foiu- serial commuiucation links. CPU performance 
degradation is « 5 % when all four links are saturated. As the T801 has a non-multiplexed E M I , 
memory access is 1.5-times that o f an equivalent T800 [Inmos, 1989]. 
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1. With no dedicated hardware, the T8xx has a multiply time of 13 instruction cycles, or 433 ns at 30 MHz! 
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4.6.5.2 Texas Instruments TMS320C40 
With conventional DSPs inter-processor commimications (IPC) causes device I/O to quickly 
saturate [Snell, 1989]. DSP manufacturers addressed this problem by providing two EMIs. 
The DSP96002 and TMS320C30 extend die dual Harvard architecture beyond the silicon. 
Even wi th support for dual-channel D M A , IPC still consiunes considerable 1^0 bandwidth. 
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Figure 4-15: Block diagram o f die TITMS320C40 (courtesy [ T I , 1991]). 
TI 's TMS320C40 (Figure 4-15) goes farther: six bidirectional communication ports 
support glueless IPC. Each port has a dedicated D M A permitting 20 Mbytes/s o f concurrent 
I/O. Without these ports, the corresponding IPC would have to be squeezed onto the EMIs. An 
on-chip analysis module provides eflScient parallel debugging facilities [ T I , 1991]. 
4,6.5.3 Inmos T9D00 
The first member o f a new generation o f transputers, the superscalar 50 M H z T9000 
integrates a 200 MIPS 32-bit CPU wi t i i a 25 MFLOPS 64-bit FPU, 16 Kbytes of 
cache/conventional memory, and four commimications links [Inmos, 1993]. Inmos provides a 
powerfiU development toolset, several optimised parallel compiler and real-time kernels. 
Four bidirectional serial links and a dedicated virtual channel processor (VCP) support 
80 Mbytes/s. The hardware kernel provides an instmction grouper, multiple intermpts and 
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sub-microsecond context switching. Up to 8 Mbytes o f D R A M can be interfaced with zero 
extemal logic. T8xx-T9xxx networks can be built using the CI00 system protocol convertor 
4.6.5.4 Texas Instruments TMS320C80 
With a unique M I M D micro-architecture supporting 200 MIPS, tiie T I TMS320C80, or 
multimedia video processor (MVP) , brings an unprecedented level of performance to 
programmable DSP. Four 64-bit DSPs are integrated on a single IC together with a 32-bit 
RISC CPU, a D M A controUer, and 50 Kbytes o f static R A M [Andrews, 1994]. 
With 400 Mbytes/s IPC bandwidth, the M V P can support real-time applications which 
currently require large M-P configurations. Although targeted at video processing, the M V P is 
ideally suited to other high-end applications including large-scale digital audio mixing. T I 
expects fixU production to begin by mid 1995, at a imit cost o f $250 in 10,000-unit quantities. 
4.6.5.5 Philips Semiconductor Tr iMedia 
With patents including the CD, Philips has an impressive pedigree in audio innovation. Now 
this company has released the TriMedia, a 100 M H z DSP targeted at multimedia [Hars, 1995]. 
This device employs a V L I W architectiu-e to execute five operations in a single clock cycle. 
Each operation can contain 11 RISC instructions, making for some impressive benchmarks. 
Unlike RISC where the CPU reveals parallelism, V L I W relies heavily on compiler 
technology. B y incorporating serial audio D M A , Philips envisage that the TriMedia w i l l find 
use in applications requiring multiple DSPs, i.e. audio mixing. With sampling beginning in 
early 1996, fiiU production o f the TriMedia is scheduled for the middle o f the year 
4.7 Conclusions 
Programmable DSPs come in two basic types, fixed- and floating-point. Floating-point DSPs 
are more expensive and generally at least 50% slower than fixed-point devices o f comparable 
technology. The main advantage o f floating-point devices is that they free the D M C designer 
from concerns about scaling: the chief disadvantages are reduced speed and increased cost. 
The dominant trend m DSPs is towards complexity: each new device includes \xV 
facilities lacking in the previous product. Conversely, a market stiU exists for simple and fast 
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DSPs. High-speed low-power fixed-point DSPs, such as die A T & T DSP16A and T I 
TMS320C50, are targeted specifically at mobile communications applications. 
A n interesting development is the emergence o f DSP cores: programmable DSPs 
surrounded by customer-specified circuitry. For example. Motorola has released the 
DSP56116, a 16-bit core version o f the original 24-bit DSP56001. Devices such as these, and 
the recent TA^SP family from Texas Instruments, provide strong competition for ASICs. 
A fourth approach to pipelining, not yet implemented in any commercial DSP, is 
pipeline interleaving. Instead o f a single in-line instruction stream, instructions from several 
mdependent streams are interleaved. Pipeline interleaving transforms a single DSP with data-
stationary code into mtdtiple processor slices sharing the same hardware. 
With the newest versions o f G-P ^Ps already incorporating DSP-like dual-bus 
architectures, the obvious next step is the integration o f an array multiplier and a barrel shiftier. 
New V L S I technologies such as gallium arsenide (GaAs) suggest that another order-of-
magnitude speed improvement is possible through processing technology alone. 
Concepts borrowed from parallel computation have moved across into the DSP arena. 
Since V L S I devices are subject to stringent packaging restrictions, byte-wide communication 
liidcs providing highly efficient parallel processing capabilities. Devices, such as the T I 
TMS320C40, integrate multiple IPC ports directiy on-chip with high-speed DSP cores. 
While recent advances support M-Ps, few devices have specific architectural features 
for D M C systems on-chip. For example, the time-domain effects o f Section 2.1.3 require 
dedicated delay processing resources. Aldiough many DSPs include sme-wave tables, none 
support the additional modidation waveforms necessary for chorus and pitch-shift algoritimis. 
In order to implement the mix fimction described in Section 3.2.1, many instruction 
cycles are consimied by interpolating real-time control parameters in order to remove zipper 
noise. Incidentally, built-in data-domain converters are not desirable as manufacturers prefer 
to choose parts from a variety o f sources or implement proprietry solutions. 
As device technology advances in to the multimedia era, the distinctions between DSP 
devices and G-P processors are being swiftty eroded. Novel devices like the TMS320C80 are 
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emerging wi th multiple DSP cores integrated on a single die. Although currentiy expensive, 
their cost compares f a v o r a b l y wi th the original pricing structure o f the Motorola DSP56001. 
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Chapters 
Architectural Issues 
Due to fimdamental physical limits on processor technology, any D M C design demands 
multi-processor (M-P) implementation. Some form of inter-processor communications (IPC) 
network is necessary to exchange audio samples and mix-fimction control parameters. 
5.1 Terminology 
In this section the terminology o f parallel processing is developed in the context o f supporting 
computationally intensive real-time ASP on multi-DSP architectures. 
5.1.1 Classification of Parallel Architectures 
Four general classes o f parallel-machine architectures are distinguished in the most widely 
known classification, given by Flynn [Flynn, 1966]. His taxonomy categorises computer 
systems according to the relationship between instruction and data stieams. 
5.1.1.1 Single Instruction, Single Data Stream (SISD) 
In SISD machines there is a single instruction stream and, hence, a single processing unit. 
Each instruction results in one arithmetic operation on one set o f data at a time. This category 
includes conventional sequential xmi-processors such as the Motorola MC68040 |iP. 
5.1.1.2 Single Instruction, Multiple Data Stream (SIMD) 
SIMD machines have a single master unit, which makes decisions on the flow of control, and 
a large munber o f slave processors. As they are designed to exploit data parallelism, SIMD 
M-Ps retain the single instruction stream but support instructions which execute on many data 
sfreams. Process parallelism cannot be utilised here as i t demands multiple control threads. ^ 
1. In autonomous SIMD systems, individual processors can be masked during certain operations. 
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As a result, SIMD machines perform poorly in applications which contain substantial 
proportions of sequential code. The most significant machines in this class are array 
processors such as Active Memory Technology's DAP, and the CM-1 and CM-2 fi-om 
Thinking Machines which connect 64K 1-bit PEs in pseudo-hypercube topologies. 
5.1.1.3 Multiple Instruction, Single Data Stream (MISD) 
Though Flynn's taxonomy reveals that MISD architectures might exist, there are currently no 
examples of machines which apply multiple instructions at once to a single data stream. 
5.1.1.4 Multiple Instruction, Multiple Data Stream (MIMD) 
The multiple instruction streams of MIMD machines lead to a number of devices each with 
one or more data streams. Processors are either synchronous, performing successive 
instructions in lock-step, or achieve synchronisation via messages-passing. Note that the 
interaction of instruction streams can lead to dead-lock and other such software ailments. 
Two broad sub-categories of MIMD exist: homogeneous machines constructed from 
identical PEs, and heterogeneous designs. A laige number of commercial M-Ps adhere to the 
MIMD model, including the Ametek 2010 2-D mesh and Intel iPSC hypercubes. MIMDs 
using programmable DSP devices are particularly attractive for DMC implementations. 
5.1.2 Processing Budget 
Each channel in a SSL G Series console (see Section 2.3.1) has 78 switch and 31 continuously 
variable functions, or over 10,000 fimctions on a 96-channel fi-ame. In an ideal M-P with n 
processors, MIPS is increased by a factor of n/ (n-l) for each additional PE — linear 
speed-up. I f each additional DSP contributes only x-times current performance, then: 
S(l) = 1 
where S(n) is the speed-up of n processors. Such diminishing returns, shown in 
Figure 5-1, make successive DSP less and less cost effective. From Section 3.2.1, the core 
ASP engine of a 96:24 DMC requires 267 MIPS. Allowing 30 MIPS for additional mix 
circuits and assuming x = 0.75, Equation (5-1) implies 80 DSPs with a nominal 10 MIPS. 
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Figure 5-1: Example speed-up ciuves for M-P DMC implementations. 
5.1.3 Implementing Parallelism 
There are two fundamental ways in which DSPs can be composed to create M-P architectures. 
Perhaps the simplest way to introduce parallelism is to replicate a component n times, as 
shown in Figure 5-2. To exploit this form of parallelism, digital audio streams must be 
separated in space. For this reason this approach is known as spatial or replicated parallelism. 
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input 2 
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output n 
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F^ure 5-2: Exploiting spatial parallelism. 
5-3 
Chapter 5: Architectural Issues Section 5.1.4: Processor Pipelining 
Alternatively, ASP can be partitioned into a number of steps, as shown in Figure 5-3. 
Each step is applied sequentially to restore the original ASP algorithm. Accordingly, this form 
of parallelism is also known as /e/w/jora/parallelism. Although the distinction between these 
forms of parallelism is clear, an increasing number of M-Ps employ both techniques. 
input 
DSP DSP DSP w w 
stage 1 stage 2 stage n 
output 
— • 
Figure 5-3: Exploiting temporal parallelism. 
5.1.4 Processor Pipelining 
Pipelining is an implementation of temporal parallelism whereby multiple tasks are 
overlapped in time. In a processor pipeline the ASP required to complete an application is 
broken into smaller tasks, which are then connected one to the next to form a pipe. Samples 
enter at one end, are processed through the pipe, and exit at the other end, as Figure 5-4. 
In DMCs response is perceived as immediate i f the system operates with an 
accimiulated processing lag of less than 1 ms. To meet the frequency response requirements of 
Section 3.1.1.3, each DSP must capture input samples every 20.8 ns. In a DMC, this 
corresponds to a maximimi processor pipeline of 48 stages between inputs and outputs. ^  
•s. 
E a ifl 
x(n) 
x(2) 
x(1) stage 1 
stage 1 
stage 2 
stage 2 
stage 1 stage 2 stage n 
stage n 
stage n 
n - 1 n + 1 2n - 2 2n - 1 
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Figure 5-4: Detail of overlapped processmg in a «-stage linear pipeline. 
1. See Section 4.2.3, Processing Lag and Real-Time Operation. 
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5.2 Multi-Processor Topologies 
Over the years a plethora of interconnection networks have appeared in the research literature 
[Bhuyan, 1989]. Here, the differences among the more exotic topologies are investigated. 
5.2.1 Single-stage Networks 
Single-stage topologies have particular intrinsic value as they present a imiform methodology 
to compare and contrast possible M-P configurations for a DMC implementation. 
5.2.1.1 Chordal Ring 
The chordal ring, Figure 5-5, introduces cross-links between nodes on opposite sides of a 
simple ring. These chordal links reduce the maximum number of links that must be traversed 
to reach a destination node, and increase tolerance to node and link failure. Optimal choice of 
choral link placement reduces the diameter of an « node ring fi-om 0{ri) to Oin^'^). 
Figure 5-5: Illustration of chordal ring with 6 nodes. 
5.2.1.2 X-Tree 
The x-tree or full-ring tree is an adaptation of the simple 6-ary tree, where b is the fanout at 
each level. All nodes at each level are also coimected in a ring, as shown in Figure 5-6. 
Increasing resilience to faults, this approach also reduces the communication bottieneck near 
the tree root. Topology diameter is also reduced for binary and ternary configurations. 
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Figure 5-6: Illustration of 2-ary x-tree with 4 levels. 
5.2.1.3 Nearest-Neighbour Mesh 
With w nodes in each of d dimensions the nearest-neighbour mesh, shown in Figure 5-1 
adheres to the generalised cZ-dimensional hypercube topology. Each of the nodes, except 
peripheral nodes, is connected to 2 nodes in each dimension by point-to-point links. This 
reduces the number of links by ^ giving the total niunber of links as (w - \)dw'^~ ^. 
Figure 5-7: Illustration of 2-D nearest-neighbour mesh of width 4. 
5.2.1.4 Spanning-Bus Hypercube 
The spaniung bus hypercube is a c/-dimensional lattice of width w in each dimension. Each 
node of Figure 5-7 is connected to buses, one in each orthogonal dimension: w nodes share 
each bus. Note that the binary hypercube used in many of the current generation of 
commercial M-Ps is a degenerate case of this topology, arising when w^l} 
1. Spanning-bus hypercubes should not be confused with the binary hypercube. The former, as the name 
suggests, uses buses connecting w nodes, the latter uses point-to-point connections. 
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Figure 5-8: Illustration of 3-D spaniung bus hypercube of width 3. 
5.2.1.5 Dual-Bus Hypercube 
Pruning d-2 connections from each node gives the dual bus hypercube of Figiu^ e 5-9. AH 
nodes are connected to a '0-th' dimension, with a second connection in one of the d-\ 
orthogonal hyperplanes. The direction of this bus differs from hyperplane to hyperplane, but 
repeats i f the width w of that hypercube dimension exceeds d-2. 
Figure 5-9: Illustration of 3-D dual bus hypercube of width 3. 
5.2.1.6 Torus 
Identical to the spaniting bus hypercube, the torus replaces the bus connecting each group of w 
nodes with a ring of point-to-point connections, as shown in Figure 5-10. As a special case, 
the torus includes the closed nearest-neighbour mesh. Lattices, and hence tori, of higher 
degree can be obtained by fixrther connections to nearest-neighbour nodes. 
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Figure 5-10: Illustration of 2-D torus of width 4. 
5.2.1.7 J?-ary TV-cube 
The R-ary TV-cube is a generalisation of the indirect binary n-cube or butterfly network. As 
there are N levels and nodes on each level, the network contains NR nodes each 
connected to 2R other nodes and therefore links. Unlike Pease's original proposal, 
the cube is closed: the top and bottom rows shown in Figure 5-11 are, in fact, the same. 
Figure 5-11: Illustration of 2-ary 3-cube. 
5.2.1.8 Binary Hypercube 
A binary hypercube of dimension d has 2^ ^ nodes, each connected to one node in each d 
orthogonal dimensions: a total of dl'^ ^ links. Figure 5-12 shows the recursive creation of 
hypercubes from a single node which is, by definition, a 0-dimensional hypercube. Mapped 
onto an ^ -dimensional co-ordinate system, the label of a node is then a tuple of« binary digits. 
5.2.1.9 Cube-Connected Cycles 
Also proposed to limit the number of connections, cube-connected cycles replace each 2^ ' 
nodes of a binary hypercube with a ring of d nodes. Each ring of Figure 5-13 connects to one 
of fif links incident on the vertex. A fixed node valency of three gives a total of 3<^2'^ ~' links. 
Expanding the dimension drequires (d + 2) 2^ additional nodes and 3(d+2)2'^ ^ links. 
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d = 0 d=^ d = 2 d=3 d = 4 
Figure 5-12: Recursive creation of binary hypercubes of dimension d. 
Figure 5-13: Illustration of 3-D cube-connected cycles. 
5.2.2 Analysing M-P Topologies 
In the following sections x-tree, mesh, torus and binary hypercubes are used to illustrate the 
analytic techniques used to construct the Topology Analysis Tool detailed in Appendix C. 
5.2.2.1 X-Tree 
If i is the fanout at each level / in a 6-ary tree, then the number of nodes is a geometric series: 
/ / - I / 
b = y b = 
^ b-1 
Eq. (5-2) 
x= 1 ;t = 0 
Each node is connected to the level above, to b nodes in the level below, and all nodes at each 
level are connected in a ring, as Figure 5-6. With the node valency fixed at i + 3, the nxmiber 
of connections is (b + 3)n less b' -3 missing for peripheral nodes, giving 2 (n-l) links 
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Expanding the x-tree topology by incrementing b requires {{b+ \)' -b' -n)/b 
nodes whereas incrementing / requires b^. Since the number of links is directly proportional to 
n, it increments by 2n in both cases. Topology diameter is max (2 (/ - 2), / - 1) for i = 2, 
max {21 - 3, / - 1) for 6 = 3 and then 2 ( / - 1) for A > 4 as in a conventional A-ary tree. 
5.2.2.2 Nearest-Neighbour Mesh 
If all w"^ nodes in a mesh were connected to 2 nodes in each dimension there would be a total 
of 2dw'^ connections to dw'^ links as in the torus below. As noted in Section 5.2.1.3, openiag 
the nearest-neighbour mesh reduces the number of links to (w - 1) ^. With a uniform 
node valency of Id, unused connections are then available for peripheral FO devices. 
Incrementiag the width of the mesh w increases the number of nodes by 
{w + l)'^-w'^, whereas incrementing the dimension d increases n hy ( w - 1)^^. The 
correspondmg increases in the number of links are ^^ (^11^ + l ) ' ^ ^ - (w - \ )dw^ * and 
(w - \ ) M > ' ^ ^ [w{d+ I) ~d] respectively. The maximum inter-node distance is (w - \)d. 
5.2.2.3 Torus 
The fif-dimensional torus, a cf-dimensional mesh of width w, connects each of w'^ nodes to a 
ring of size w in each of d orthogonal dimensions (see Figure 5-10). As each node is 
connected to d rings, there are a total of 2dw'^ connections to dw'^ lioks. Extension of results 
for the binary hypercube leads to link and node connectivities of 2d for arbitrary w. 
Topology diameter is d\M>/2\, that is d times the maximum inter-node distance in 
any dimension using that dimension's ring. The torus, with its lattice structure, has node 
expansion increments of (w + l)"^-w'^ increasing w, and (yv - l )w ' ' increasing d. Since 
expanding d requires an increase in valency, the later usually requires the M-P to be re-wired. 
5.2.2.4 Binary Hypercube 
The binary hypercube. Figure 5-12, contains 2^ ^ nodes each connected to a single node in each 
of d orthogonal dimensions. A special case of the spanning-bus hypercube, this topology is 
also a degenerate torus, obtained when w = 2 and the 2-node ring replaced with a single link. 
Hence, there are d2^ link connections and d2'^ ^ commimication links. 
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As adjacent node labels are identical except in one bit position, the topology diameter 
is thus d. As was noted in Section 5.2.1.8, z d+\ dimensional hypercube is constructed 
recursively from interconnecting two identical <i-dimensional hypercubes. Consequentiy, the 
node expansion increment of a /^-dimensional binary hypercube is simply 2^. 
5.3 Topology Metrics 
Many configurations have been proposed for M-P architectures. Many topologies have 
resulted in actual practical M-P designs while the rest serve as theoretical models. 
5.3.1 Overview 
Graphs are probably the most natural model to describe M-P INs. Each graph consists of n 
nodes and a set of point-to-point links connecting pairs of nodes, as Table 5-1. Physically, 
each node corresponds to one compute processing element (PE). It is possible to define a set 
of metrics which provide a framework to systematically compare alternative INs. In the 
following sections, these metrics are defined and then determined for various M-P topologies. 
5.3.2 Expansion Metrics 
A fimdamental consideration is the effect of altering the degree of replication, usually upward 
as the end-user runs out of compute power. Ideally, a DMC shoiUd be incrementally 
expandible: however, scalability may be restricted by topology-dependent factors. Table B-1 
shows that the smallest increments for many M-Ps are dependent on the current configuration. 
As M-P topologies are not necessarily incrementally expandible, so the link expansion 
metrics detailed in Table B-2 are dependent on both n and the specific topology. As the degree 
of replication is large then a careful analysis must be performed. However, the ability to 
extend a particular multi-DSP console is clearly only important within a given range. ^ 
1. Due to the size of these tables, they have been repositioned as Appendix B. 
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Topology 
full interconnection 
shared bus 
simple ring 
chordal ring 
b-ary tree 
b-ary x-tree 
nearest-neighbour mesh 
spanning-bus hypercube 
dual-bus hypercube 
torus 
R-ary A'-cube 
binary hypercube 
cube-connected cycles 
Number 
of Nodes 
n 
n 
n 
n 
b'-l 
b-l 
b-1 
w 
d2' 
Number of 
Connections 
Number of 
Links 
n(n-l) 
n 
2n 
3n 
~2 
2 ( « - l ) 
4 ( « - l ) 
2iw-\)dw 
dw 
2w'' 
2dw 
d2' 
3d2' 
n{n-X) 
n 
3n 
T 
n-l 
2(n-l) 
(w- l)dM' 
dw d-\ 
2w d-l 
dw 
NR 
N+ 1 
d2 d-\ 
3d2 d-i 
Table 5-1: M-P topology physical characteristics. 
5.3.3 Network Connectivity 
A DMC should continue to flmction with reduced capacity when components fail. This 
property is particularly important for large M-Ps as the probability of flawless operation 
decreases as « ^ oo, for constant MTBF. The link connectivity lc(i,j) between two nodes / 
and j is defined as the minimum number of links that must be removed to disconnect / and j. 
Similarly, node coimectivity nc(ij) is defined as the minimum niunber of nodes other 
than / or j that must be removed to discoimect / and j. Network connectivity metrics therefore 
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measure the resiliency of a M-P to faults and subsequent ability to continue operation. As 
Table 5-2 illustrates, there is wide variation in the connectivities of M-P topologies. 
Topology Number of Nodes Link Connectivity Node Connectivity 
fiill interconnection n n-\ n- 1 
shared bus n 1 n 
simple ring n 2 2 
chordal ring n 3 3 
i-ary tree b'-l 
b-1 1 1 
6-ary x-tree b'-l 
b-l 3 3 
nearest-neighbour mesh d 
W d d 
spanning-bus hypercube d 
W d d(w-l) 
dual-bus hypercube d 2 2 (w + 1) 
torus d 
W 2d 2d 
i?-ary A -^cube 2R 2R 
binary hypercube 2' d d 
cube-connected cycles d2' 3 3 
Table 5-2: M-P topology network connectivities. 
5.3.4 Topology Diameter 
The maximum intemode distance, or topology diameter 5, places a lower bound on the delay 
required to propagate data. It is defined as the maximum ntunber of IPC links that must be 
traversed to pass a message to any node along a shortest path [Fleckenstein, 1992]. Topologies 
with relatively large n which still maintain small 5 are often referred to as dense networks. 
From Table 5-3, the diameter of most M-P topologies is 0{\og^n) or 0(n^^^) where p 
is a topology specific parameter. In isolation, the diameter alone is not a good general measure 
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of a network's commimication capacity as it is biased towards topologies constructed using 
buses: a shared bus has the same maximum intemode distance as fiill interconnection. 
Topology Nmnber of Nodes Topology Diameter, 6 Order of 5 
fiill intercoimection n 1 1 
shared bus n 1 1 
simple ring n n 
-2J 
n 
chordal ring n n 
4 Jn 
b-ary tree b'-l 
b-l 2 ( / - I ) log^w 
b-ary x-tree b'-i 
b-l max(2(/- max(3-b/2, I)),I- 1) 
nearest-neighbour mesh d 
w {w-l)d log^« 
spanning-bus hypercube d 
w d l0g^A2 
dual-bus hypercube d W 2{d-l) log^« 
torus d W d 
w 
. 2 . wlog^n 
^-ary TV-cube 
. 2 ] 
l o g ^ 
binary hypercube 2' d log^n 
cube-connected cycles d2' 2d + 
d 
2_ 
-I log^n 
Table 5-3: M-P topology diameters. 
5.3.5 Node Valency 
Table 5-4 details node valencies u for the M-P topologies considered here. Unfortunately, 
technological consfraints such as pin-out typically limit u < 6. While some topologies scale 
independent of u , many rely on u scaling with a topology-specific parameter. Often VLSIs 
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support a constant oflF-chip bandwidth P which must support the u IPC ports. From Table 5-1 
it is clear that node valency has a direct bearing on the connectivity metrics of M-P topologies. 
Topology Number of Nodes Valency, u 
fii l l interconnection n n-l 
shared bus n I 
simple ring n 2 
chordal ring n 3 
6-ary tree b'-l 
b-l b+l 
A-ary x-tree b'-l 
b-l b + 2. 
nearest-neighbom' mesh d w 2d 
spanning-bus hypercube d W d 
dual-bus hypercube d W d 
torus d 2d 
i?-ary A'-cube NR' 2R 
binary hypercube 2' d 
cube-connected cycles d2' 3 
Table 5-4: M-P topology node valencies. 
5.3.6 Diameter.Valency Product 
As can be seen from Table 5-4 and 5-5, topology diameter 6 is mitigated by node valency u. 
In open networks, edge processors require fewer links and dangling links are available for I/O. 
In homogeneous closed M-Ps, all PEs have equal u and I/O must be accomplished by 
breaking a link or through the use of supplementary hardware. To quantify this inter-
dependency, 5 • u describes the system costs incurred as a consequence of minimising 5. 
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Topology Number of Nodes Diameter. Valency Product, 5 • u 
fiill interconnection n n-l 
shared bus n 1 
simple ring n 2 n 
2 
chordal ring n 3 n 
4 
A-ary tree b'-l 
b-l 2{b+l) ( / - I ) 
6-ary x-tree b'-l 
b-l (A+ 3) max(2(/- max(3-^>/2, 1 ) ) , / - 1) 
nearest-neighbotzr mesh d 
w 2{w-l)(^ 
spanning-bus hypercube d 
w 
dual-bus hypercube d 
w 2d(d-l) 
torus d 
w 
2 ^ c 
_2_ 
R-ary A/-cube 2R(^N + 
binary hypercube 2" d" 
cube-connected cycles d2' 3(^2d + 
d 
2 J - 0 
Table 5-5: M-P topology diameter.valency products. 
5.4 Comparison of M-P Topologies 
Here, the metrics defined in the previous section and the Topology Analysis Tool are applied to 
various M-P topologies in order to determine the optimum connectivity subset for DMCs. 
5.4.1 Simple Topologies 
In the context of this comparison, 'simple' iocludes shared-bus and ring topologies. The 
nmnber of coimections and links are Hnearly dependent on n, except that a shared-bus has, by 
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construction, only one IPC 'link'. All three topologies have a node increment of 1, though a 
chordal-ring with odd n is degenerate as one PE cannot connect to a cross-topology link. 
One additional link is required in a simple-ring, whereas chordal-rings expand by 3 
links for every 2 PEs. Network connectivities equal u , except the node connectivity of a 
shared-bus which must be n. Due to cross-topology links, 5 for a chordal-ring is half that of 
the simple eqiuvalent. Valencies of 1, 2, and 3 give the 5 • u characteristics of Figure 5-14. 
» 30 
E 
-shared-bus 
• simple-ring 
•chordal-ring 
30 50 
n u m b e r of n o d e s , n 
Figure 5-14: 6 • u characteristics for simple topologies. 
5.4.2 Tree Topologies 
From Table 5-1, the number of point-to-point links reqiured in a simple b-avy tree is n-l. 
Due to the ring at each level, the number required in an x-tree is twice that of the simple tree. 
5.4.2.1 Network Connectivity 
From a practical stand-point, it is poor DMC design to expand a tree-based M-P by 
incrementing b as the PE valency does not remain fixed. Incrementing /, the node increment 
for expanding any Z»-ary tree is linear with respect to n, i.e. n{b-l) + 1. From Figure 5-15, 
the same is true for link increments for simple b-ary topologies but is 2-times this factor for 
similar x-trees. As a result, expansion factors for both topologies converge to /> as /? -> oo. 
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— • — 2 - D mesh 
» 3-D m e s h 
- • o - 2-D sb-hpc / 2-D db-hpc 
- o - 3-D sb-hpc 
•- A - 4-D sb-hpc 
-3-0 db-hpc 
• • 4 - - - 4 - D db-hpc 
- <' - 2-0 torus 
- 0 - - 3-D torus 
30 40 50 
n u m b e r of n o d e s , n 
Figure 5-15: Link increments for tree topologies. 
5.4.2.2 Diameter & Valency 
Since the valency of ^»-ary topologies \s> b + \ for simple trees and b + 2 for x-trees, link and 
node connectivities are simply 1 and 3, respectively. As noted in Section 5.2.1.2, 2-ary and 
3-ary x-trees have a definite 5 advantage over their simple b-zry counter-parts, giving the 
8 • u characteristics of Figure 5-16 below. Because of the practical limits on PE valency 
discussed in Section 5.3.5, the 6 + 3 -valent 4-ary x-tree is not considered further in this thesis. 
D 25 
9. 2 0 
2-ary tree 
- -• -3-ary tree 
• • * - 4-ary tree 
2-ary x-tree 
— 3-ary x-tree 
- - * - 4-ary x-tree 
30 40 50 
n u m b e r of n o d e s , n 
70 
Figure 5-16: 6 • u characteristics of tree topologies. 
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5.4.3 Hypercubes 
In this section, the hypercube topologies discussed previously are evaluated. 4-D mesh and 
4-D torus implementations are excluded from this analysis as they have a node valency of 8. 
5.4.3.1 Construction Techniques 
While a 2-D mesh requires as few connections as other hypercubes for small n, this is not the 
case for the size of M-P required for a DMC system. Dual-bus hypercubes require least 
connections, with 3-D mesh and 3-D tori needing 2 and 3 times this nimiber. Figure 5-17 
illustrates the wide variation in the nimiber of links required to construct these M-Ps. 
Naturally, bus-based hypercubes have the lowest link requirements with less than 20 
buses required for a 81-PE 2-D dual-bus hypercube. With only 1 bus in each orthogonal 
dimension, this scheme is <i/2-times cheaper than a spanning-bus implementation. 
Hypercubes constructed with point-to-point links require over 140 for a M-P of the same size. 
2 0 0 -r 
180 + 
120 + 
—.— 2-D mesh 
— 3 - D mesh 
- -o - 2-D sb-hpc / 2-D db-hpc 
- a - 3-D sb-hpc 
•4 - •l-D sb-hpc 
• • • • 3 - D db-hpc 
• * ^4-D db-hpc 
•o- - 2-D torus 
• J i - 3-D torus 
30 40 50 
n u m b e r of n o d e s , n 
Figure 5-17: Number of links for hypercube topologies. 
5.4.3.2 Expansion Metrics 
Since the number of nodes in a hypercube is w*^, aU hypercube topologies of a given width vi-
and dimension d have the same n and, as a result, identical node expansion metrics. From a 
manufacturing perspective, lower dimension hypercubes have a definite advantage as lower 
node increments mean that 8 intact DMC system configurations exist with less than 81-PEs. 
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Due to the wide variation in the mmiber of links noted in Section 5.4.3.1, link 
increments also vary widely. By construction, 2-D spanning-bus and 2-D dual-bus hypercubes 
have a constant link increment of 2. Hypercube topologies based on point-to-point links 
expand very rapidly since in the order of </links are required for each additional PE. 
5.4.3.3 Network Connectivity 
Link connectivities are constant and vary between 2 and 6 for the hypercube topologies 
considered here. The 2-D mesh, 2-D spanning-bus and all dual-bus hypercubes have a metric 
value of 2. Due to 6- and 3-valent construction, the 3-D mesh and 3-D spanning-bus have a 
link connectivity of 3. Incrementing d gives a metric of 4, the same as for the 2-D torus. 
Under this metric, the best topology is the 3-D torus which can withstand 6 link 
failures before a PE is isolated. Figure 5-18 illustrates that the node connectivities for the 
point-to-point hypercubes (mesh and torus) are fixed by the node valency. Due to the 
construction of the bus-based hypercubes, node connectivity scales with n. 
20 
18 
16 
14 
12 
10 
8 
-*<--*-
- 2 - D mesh 
- 3 - D mesh 
- 2-D sb-hpc 
- 3-D sb-hpc 
• 4-D sb-hpc 
-db-hpc 
• 2-D torus 
- 3-D torus 
O 10 20 30 40 50 60 70 80 
n u m b e r of n o d e s , n 
Figure 5-18: Node connectivities for hypercube topologies. 
5.4.3.4 Diameter & Valency 
Bus-based hypercubes have a definite advantage over their point-to-point counterparts as 
5 oc c?. Mesh diameter increases with n giving 5 = 16 for a 81-node 2-D M-P. Comparable 
tori reduce this value by half as the topology is closed. Node valency for mesh and tori 
hypercubes is simply 2d, whereas dual-bus hypercubes only require a valency of 2. 
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By construction, shared-bus hypercubes require PEs with \i = d. From Figure 5-19, 
the 5 • u metric for hypercubes varies depending on the construction method employed. As 
the bus-based hypercubes have constant u and a diameter proportional Xod,h-V) is constant. 
Consequently, both 2-D spanning-bus and 2-D dual-bus structures have a metric value of 4. 
u 50 + — • — 2-D mesh 
— • — 3 - D mesh 
- 2-D sb-hpc / 2-D db-hpc 
- o - 3-D sb-hpc 
— •A— 4-D sb-hpc 
• - * - - 4 - D db-hpc 
- - 0 - - 2-D torus 
- o - - 3-D torus 
30 40 50 
n u m b e r of n o d e s , n 
Figure 5-19: 6 • u characteristics for hypercube topologies. 
5.4.4 Preferred Topologies 
Although bus-based hypercubes are attractive from a theoretical perspective, bus contention 
rapidly becomes a critical factor. Here, practical DMC M-P topologies are analysed together. 
5.4.4.1 Expansion Metrics 
Ideally, a DMC M-P should be incrementally expandible to aSbrd greater design flexibility 
and a structured upgrade path. From Figure 5-20 it is clear that the scalability of many M-P 
architectures is restricted by topology-dependent factors i f other characteristics are to be 
preserved. For example, the size of a binary hypercube can only be increased by doubling n. 
Whereas shared-bus, chordal-ring and, to a lesser degree, 2-D hypercubes scale in 
modest increments, 3-ary trees and cube-connected cycles expand rapidly. Other factors are at 
work here: for example IPC can quickly saturate the nodes near the root of a simple i-ary tree 
as n increases. Of course, extending a DMC is only important within commercial constraints. 
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Figure 5-20: Node increments for preferred M-P topologies. 
5.4.4.2 Network Connectivity 
Alternate paths ensure that the DMC cannot be partitioned by the failure of a single 
component. Unfortunately, technological constraints limit the number of connections per 
node. Table 5-2 shows that the tori and binary hypercube are most resistant to link failures 
though the chordal-ring, x-tree, 3-D mesh, and cube-connected cycles maintain a metric of 3. 
shared-bus 
— O ' chord al-ring 
simple tree 
- - A - • x-tree 
— 2-D mesh 
— » — 3-D mesh 
. . ^ . 2-D torus 
. . o . 3-D torus 
— K — b-hpc 
- • » ( - c-c cycles 
30 40 50 
n u m b e r of n o d e s , n 
Figure 5-21: Node connectivities for preferred M-P topologies. 
Link connectivity for the shared-bus is fixed at 1 as this topology is based on a single 
IPC channel, whereas Figure 5-21 indicates that the node connectivity is directiy proportional 
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to n. Tori and the binary hypercube again perform well under this metric though, all things 
being equal, the most unreliable topology with regard to node failures is the simple A-ary tree. 
5.4.4.3 Diameter & Valency 
Topology diameters vary over a range of 1 to 20 for the size of M-P architectures required for 
a DMC computation engine. Perhaps surprisingly, the chordal-ring is the worst topology with 
regards to this diameter since 5 = 20, with the 2-D mesh having 5 = 16. A l l other 
prospective connectivity subsets, apart from the shared-bus, lie within the range 6 to 12. 
A l l topologies discussed in this section have a constant valency except for the binary 
hypercube where v = d. Figure 5-22 illustiates the 6 • u characteristics for these topologies. 
With the valencies required for mesh and chordal-ring configurations, these topologies are 
particularly expensive in terms of architectural costs incurred in order to minimise 5. 
e 30 
— • - shared-bus 
chordal-ring 
-•^ 2-arv tree 
— « - - 3-ary tree 
- -o - 2-arv x-tree 
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— b-hpc 
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n u m b e r of n o d e s , n 
Figure 5-22: 5 • u characteristics for preferred M-P topologies. 
5.5 Conclusions 
In this chapter, architectural issues pertinent to the construction of M-Ps for DMC use are 
developed. Equation (5-1) encapsulates a novel technique for estimating n, starting from the 
processing budget evaluated in the analysis of Section 3.2.1. The concept of processor 
pipelining and the fimdamental real-time constraints on this scheme are established. 
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Thirteen sin^e-stage M-P topologies are discussed and four of the more unfamiliar are 
analysed fi-om first principles to determine their characteristics. A consistent fi-amework of 
twelve metrics has been subsequentiy defined for these configurations. This schema has been 
used to construct the Topology Analysis Tool (TPG) deliverable described in Appendix C. 
As demonstrated in Section 5.4, TPG allows the console designer to make a 
quantitative comparison of prospective DMC system architectures. In simple topologies, the 
number of links is linearly dependent on n. With a link expansion factor of one, the shared-bus 
is well suited to smaU-scale DMCs: however, contention quickly limits extensibility. 
Ring architectures, particularly the tri-valent chordal ring, deserve attention fi-om the 
DMC designer. Cross-topology links reduce the maximum inter-node distance 5 to half that 
of the simple case. Point-to-point IPC channels avoid contention problems, wltile wormwhole 
routing, studied in Section 6.2.2, can minimise the effect of 5 = 20 when « = 80. 
Expanding tree-based M-Ps by incrementing fanout b cannot be recommended as the 
node valency is not fixed. Incrementing the number of levels /, however, fixes the number of 
IPC ports on each PE. Expansion factors ultimately converge to b, though the number of links 
required to extend an x-tree architecture is double that reqiured for an equi-valent tree. 
I f valency is constant, PEs need not be changed to build larger DMCs. 2-D mesh, 2-D 
torus, and simple trees are the most attractive constant-valency M-Ps with small u . Less 
familiar topologies such as cube-connected cycles are also attractive for this reason. Despite 
being able to embed mesh and tree topologies, u for a binary hypercube increases with d. 
Although the simple Z>-ary tree appears attractive, it suffers greatiy fi-om an imbalance 
of inter-node traffic near the root node. Ring connections in the x-tree solve this problem 
while still corresponding closely to converging precedence constraints. Irrespective of these 
advantages, a PE with a valency of 5 is required to assemble a 2-ary x-tree. 
I f a primary design goal is a wide product range, lower dimensional hypercubes and 
trees with restricted b provide a structured upgrade path. While dual-bus hypercubes are 
extremely vmdesirable fi-om a manufacturing perspective, hypercube topologies based on 
point-to-point links expand rapidly as 0(d) links are required for each additional PE. 
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In terms of reliability, the torus and binary hypercube are most resistant to link failures 
as nc ccd though at least 3 links must fail in the chordal-ring, x-tree, 3-D mesh and cube-
connected cycles before a processor is isolated. Unfortunately, the shared-bus is least reliable 
from this point of view as no IPC tiaffic is possible i f the single IPC channel should fault. 
Dense networks offer short inter-node distances but are more difBcult to construct in 
practice as n becomes large. However, altemative message-passing schemes can miiumise the 
effect of large 5. With this theoretical analysis complete, it is time to consider the question of 
how to assemble M-Ps suitable for DMCs with commercially available DSP technology. 
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Chapter 6 
Audio M-P Implementation 
While the previous chapter investigates architectural issues from a theoretical view-point, this 
chapter focuses on the implementation of audio M-Ps using programmable DSPs. Message-
passing schemes are analysed and design notes presented for a hybrid M-P architecture. 
6.1 Multi-DSP Configurations 
A limited zero-chip interface may be implemented by connecting the serial ports of DSPs. For 
audio-rate IPC, the extemal memory interface (EMI) must be used to connect multiple DSPs. 
6.1.1 Shared-Bus Design 
Shared-bus architectures are probably the most common form of M-P, since they are the 
natural extension of conventional uni-processor DSP systems. 
6.1.1.1 Introduction 
The simplest way to construct an audio M-P is to connect DSPs on a shared-bus, as shown in 
Figm-e 6-1. In order to isolate DSPs so that they can simultaneously access local DSP RAM, 
bi-directional bus fransceivers are required: the bus is then active only dming IPC. Without 
local DSP RAM, bus contention would result in severe arbifration delay [Snell, 1989]. 
Devices such as the DSP56001 have no provision to force the EMI to quickly tri-state 
in a deterministic manner. Since the address bus is always driven, one DSP's local RAM 
cannot be addressed by another DSP while the first accesses internal memory. Additional bus 
transceivers stop the DSP56001 shorting its main bus, but increase board real-estate. 
6.1.1.2 Arbitration Schemes 
Arbittation schemes enable multiple processors to access the same piece of data at the same 
time. Most DSP devices have provision for asynchronous sharing of their EMI, with the use of 
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I/O 
DSP56001 DSP56001 DSP56001 
transceiver transceiver transceiver 
shared RAM 
Figure 6-1: Example shared-memory M-P architecture. 
bus-request (BR) and bus-grant (BG) signals. Architectures which use BR and BG signals 
directly typically require a hard-wired master-slave relationship between the DSPs. 
There Is littie space In a 48 kHz sample period for BR/BG arbitration. In synchronous 
designs, the most serious problem Is the Indeterminate timing of BG. For example, the BR to 
B G delay for a 20.5 MHz DSP56001 Is between 73 and 240 ns. Smce the upper bound Is 
greater than one Instruction cycle, synchronous DSPs cannot be kept In lock-step. 
6.1.1.3 Disadvantages of Bus Systems 
An w-processor system requires an IPC media whose bandwidth Is of the order of /7-tlmes that 
of a uni-processor. Consequentiy, the major shortcoming of shared-bus M-Ps is self-evident: 
IPC bandwidth Is constant. As n Increases, the shared bus between DSP modules becomes a 
serious bottie-neck, fixing an upper limit on the extensibility of the design. 
For limited «, bus-oriented systems can yield high performance/cost ratios without any 
pretensions of scalability. Beyond this range, delays due to contention and subsequent 
arbitration lead to considerable performance degradation. Such systems cannot support DMCs 
imless a technological breakthrough provides a very high bandwidth bus at relatively low cost. 
6.1.2 Alternative Synchronization Mechanisms 
Clock skew Is a considerable problem In large synchronous M-P architectures. In 
asynchronous designs, synchronization mechanisms ensure that shared data is always valid. 
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6.1.2.1 Semaphores 
Semaphore flags, first proposed by Dijkstia in 1965, are non-negative integer variables used 
as locks to shared resources [Dijkstta, 1965]. Two different operations ensure that only one PE 
gains access at once: a request operation which attempts to gain access and a release operation 
which signals access termination. Together these two processes guarantee mutual exclusion. 
At one extieme a shared memory can be contiolled by a single semaphore, whereas at 
the other every data item could be individually locked. The former precludes any parallel 
operations on shared data, while in the latter the overhead of locking operations is prohibitive. 
Typically, this overhead is distributed with one semaphore locking the corresponding data-set. 
6.1.2.2 Test-and-Set 
One popular semaphore techiuque is the test-and-set primitive. Firstiy, the DSP requiring 
exclusive access reads the corresponding flag. It then tests this prior value to determine i f it 
was successfiil (i.e. a '0') and, finally, forces the semaphore to ' 1 ' . ff the flag was not already 
set, then this DSP has permission to access the shared data: all other processors are locked out. 
The test-and-set must be iminterruptible, otherwise synchronization could fail. One PE 
may test the semaphore and, before it can be rewritten, another PE may also initiate a test. 
Both processors then believe they have exclusive access. Most DSPs support an indivisible 
READ/MODIFYAVRITE (RMW) instruction, ensuring that the address bus remains active. 
6.1.2.3 Spin-Lock 
Test-and-set is only one half of this mechanism: the other is the action taken depending on 
whether or not access has been granted. One teclmique which gives fast resource entry is spin-
lock, ff the lock is granted, the PE continues on to use the shared resource, ff not, then a spin-
lock occurs and the PE spins backwards to re-execute the test-and-set, as Figure 6-2. 
There are, however, two drawbacks to this scheme. Firstiy, a PE polling a semaphore 
does no usefiil ASP. Secondly, it consumes cycles in the memory contaiiung the semaphore, ff 
several DSPs are waiting at the same flag, contention rapidly consumes IPC bandwidth. Spin-
locks can be wastefiil, dedicating instruction cycles to repeatedly testing semaphores. 
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Read semaphore flag 
r 
Write '1' to semaphore 
/ Test \ already set 
/ onginal \ 
^semaphore^ 
value 
spin 
\ Request 
NOT already set 
Process shared data 
during mutually 
exclusive access 
Write '0' to semaphore Release 
Figure 6-2: Flow chart of test-and-set and spin-lock semaphore operations. 
6.2 Message-Passing IPC 
Communication efficiency, one of the most Important factors to be considered when designing 
a M-P architectures, often becomes one of the main obstacles to computation performance. 
6.2.1 Overview 
The simplest way to interconnect multiple DSPs for message-passing Is to provide fiiU 
coimectivlty. Another option Is to employ some form of partial connection topology as 
discussed In the previous chapter. When a message passes between a pair of DSPs In a DMC, 
It may be routed through the M-P In a number of hops. Thus the communication speed of the 
architecture depends not only on the M-P topology but also the method of IPC used. 
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6.2.2 Routing Schemes 
One method used to route messages between PEs requires Intermediate PEs to store the entire 
message. Alternatively, the message may be directiy transferred to the destination processor. 
6.2.2.1 Store-and-Forward 
Many first-generation M-Ps such as the Intel iPSC/l binary hypercube use a store-and-
forward mechanism [Tanenbaum, 1981]. As messages pass Indirectly between soiu^ ce and 
destination, each Intermediate PE must temporarily store the message. While messages move 
between nodes, memory bandwidth and Instruction cycles are consumed m Intermediate PEs. 
Communication latency is sensitive to the distance across the IN a message must be 
passed. As latency Is linearly proportional to the number of hops, it can be expressed as: 
T^ = T^H Eq.(6-1) 
where T^ = K/B^ Is the time for a message of K bytes to pass through a link of bandwidth 
5 j bytes/s. IfH is the munber of hops, then T^ Is the routing delay of each node. 
6.2.2.2 Wormhole 
Wormhole routing Is used In many second-generation M-Ps, like the Intel LPSC/2, to reduce 
message latency caused by topology diameter [Athas, 1988]. Instead of storing a complete 
message, only a few flow-control digits (flits) need be buffered at each node. Flits at the head 
of the message govern the route, while the remaming bits follow In pipeline fashion. 
The commimication latency of the wormhole routing scheme can be defined as: 
where T2 = k/B2 Is the time required for the message head k to pass through a channel of 
bandwidth 82 bytes/s. H Is the number of hops as before, and K/B2 Is the time required to 
transmit the message of K bytes continuously through the B2 bytes/s wormhole channel. 
6.2.2.3 Comparison 
The ratio between Equations (6-1) and (6-2) Is a quantitative comparison of the two schemes: 
Ts (^2] KH 
T. 
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Typically, kuK and, as shown in Figure 6-3, Equation (6-3) can be approximated by: 
f_2 
\H Eq. (6-4) 
Equation (6-4) indicates that wormhole routing reduces commimication latency by up to 
{B^/B^ X H times over store-and-forward for similar message size K and distance H. 
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Figure 6-3: Analysis of Equation (6-3), for various message head/size ratios. 
For example, the first-generation iPSC/1 uses store-and-forward with a bandwidth of 
1.25 Mbytes/s, whereas the iPSC/2 uses the wormhole routing and 4 Mbytes/s. For a 32-node 
hypercube H = 5, indicating that a 32-node iPSC/2 reduces commimications latency by 
16 times over a 32-node iPSC/1. Even ifB^ = B^, is still reduced by a factor of H. 
6.2.3 Comparing Message-Passing M-P 
Intel iPSC systems are based on the binary hypercube, while many other commercial M-Ps 
use a 2-D mesh. In this section wormhole topologies are compared in terms of IPC latency. 
6.2.3.1 Constant Bisection Bandwidth 
As noted in Section 5.2.1.8, a d-D binary hypercube is created by duplicating the bisection, or 
(d-l)-D hypercube, and inter-connecting corresponding nodes from each. This approach 
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needs n/2 links across the bisection: using the same method to construct a 2-D mesh requires 
Jn links. The diameter of a binary hypercube is log , and ^ for a 2-D mesh. 
Assuming a constant bisection bandwidth, the 2-D mesh has Jn times more 
bandwidth per link than an A7-node hypercube. For the maximiun H, Equation (6-2) becomes: 
W = ^ > g 2 « + f Eq.(6-5) 
Since the link bandwidth in a 2-D mesh is Jn times wider than for a binary hypercube: 
Tm.^ = T , M ± = ^ Eq.(6-6) 
_ = J - „ _ _ . Eq.(6-7) 
When K is reasonably large, Tj may be ignored, and the ratio in Equation (6-7) is 0(Jn). 
6.2.3.2 Constant Node Bandwidth 
In many M-Ps, the I/O pins of each DMC PE support a constant bandwidth P. Under this 
assumption, ff the valency of a node is u , the bandwidth of each link is p / u . For a d-D 
binary hypercube n = 1^, the diameter 8 = logjW, and the valency u = logjW. From 
Equation (6-3), the maximum latency of binary hypercube using wormhole routing is: 
W = ^ > g 2 « + — p — Eq.(6-8) 
where = A;u/p is the delay of individual nodes on the wormhole path. Similarly, 
the metrics from Chapter 5 for a 2-D mesh, 2-ary x-tiee, and chordal ring yield, respectively: 
^mesh = 2 T , ( J - n - l ) + ^ Eq.(6-9) 
5K 
7'x-tree = 2 r , ( / - 2 ) + - ^ Eq. (6-10) 
T = T 
c-iing d 
3K 
T + ^ Eq . ( 6 - l l ) 
The second term K/B2 of Equation (6-2) dominates latency for all but very short messages. 
When K» k, T^^O giving the latency ratios in terms of valency as illustiated in Figure 6-4. 
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Figure 6-4: IPC latency ratios for several topologies given constant node valency. 
6.3 Message-Passing Realisation 
Various schemes have been suggested for message-passing between conventional DSP 
processors. Here, approaches which utilise widely available mtegrated devices are developed. 
6.3.1 First-In First-Out Buffers 
One common technique for providing an elastic data buffer between two asynchronous or 
asynchronous systems Is the first-ln first-out (FIFO) buffer. 
6.3.1.1 Integrated FIFOs 
Integrated products, such as the devices available from IDT, provide FIFO buffers at very fast 
speeds (50 ns). Two self-incrementing pointers locate where reading (READ) and writing 
(WRITE) take place in a dual-ported circular-buffer. This approach results In very low fall-
through times^ compared to fijst-generation designs based on ganged shift-registers. 
In second-generation designs, separate READ and WRITE ports allow for simultaneous 
asynchronous accesses without hand-shaking or arbitration. Additional logic provides empty 
1. The fall-through time of a FIFO is the time elapsing between the end of the first write to the FIFO and the 
time the first read may begin. 
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(EF), half-full ( H F ) , and full ( F F ) queue flags. Two additional pins, one input ( X I ) and one 
output ( X O ) , provide for unlimited expansion while maintaining the 50 ns fall-through time. 
6.3.1.2 Status Flags 
Status flags allow the boundary conditions of integrated FIFOs to be monitored. As soon as a 
W R I T E occurs, E F is de-asserted. When W R I T E operations fill the buffer, F F flags that there are 
no more empty locations. I f a R E A D reduces data to just below half-way, then H P is 
deactivated. E F and F F are also fed back internally, to eliminate data over- or under-flow. 
Flagged FIFOs offer the features discussed above plus two additional programmable 
flags: A L M O S T - E M P T Y ( A E ) and A L M O S T - F U L L ( A F ) . These flags can be used as early warning 
flags m real-time applications such as pipeline DSP. In a multi-tasking environment, these 
enhanced flags can set interrupt requests in advance to minimise IPC latency. 
6.3.1.3 FIFO Memory Expansion 
I f the maximum FIFO requirement is 1024 locations of 9-bits, a single IDT7202 will suffice. 
Wider word widths can be achieved by connecting several devices in parallel. Status flags can 
be detected from any device because each device is working in lock-step parallel. Classical 
architectures require more external logic to account for differences in internal clocks. 
In older architectures, fall-through time increased in direct proportion to the number of 
devices connected in series. A parallel architecture results with the two-pointer approach 
retaining the smgle-chip fall-through time. Since FIFOs do not have chip selects and extemal 
decoding mechanisms, X O and X I pins allow the pointer enable to cross device boundaries. 
6.3.2 Dual-Ported RAM 
In dual-ported RAM (DPR) two sets buses and control signals access one block of RAM. As a 
result, two DSPs can share the same physical memory in their respective address spaces. 
6.3.2.1 Integrated DPR 
Several manufacturers produce integrated DPR operating at static RAM speeds, shown in 
Table 6-2. Previously, few true DPRs were commercially available: designers configured 
extemal logic and single-ported RAM to simulate DPR operation. Integrated DPR devices 
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out-perform discrete parts designs as bus-access arbitration is no longer required. 
Nev^theless, synchronizatiQn must be performed at other levels to ensure data integrity. 
Support Logic 
Part No Interrupt Busy Logic Semaphore 
MASTER SLAVE 
IDT7130 
IDT7140 
IDT7132 
IDT7142 
IDT71321 
IDT71421 
IDT71322 
IDT71342 
IDT7133 
IDT7143 
Table 6-1: Selection of dual-ported RAMs available from Integrated Device Technology. 
6.3.2.2 Interrupt Logic 
A common problem in DPR systems is signalling between processors. For example, DSP-1 
needs to signal DSP-2 to request a task to be performed, and \^ dien DSP-2 has completed, it 
needs to signal DSP-1 that the task is done. Note that the signalling must occur in both 
directions. A common form of signalling is for one DSP to cause an interrupt on the other 
On certain DPR devices, the top two memory addresses also as dedicated interrupt 
generators. If DSP-1 writes into one of these addresses, an interrupt latch is set and die 
interrupt line to the other port activated. The interrupt latch is cleared v/hea DSP-2 reads from 
this address. A similar set of logic is provided to allow DSP-2 to cause an interrupt on DSP-1. 
6.3.2.3 Busy Logic 
There are two significant cases: if one port is reading wdiile the other is writing, data on tiie 
read side will change; if both ports attempt to write at the same time, the result can be random. 
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Busy logic solves this problem by detecting when both sides access the same location. The 
B U S Y pins of DPR devices are suitable for attachment to the W A I T inputs of most DSPs. 
Although one or other processor may have to wait occasionally, throughput loss is 
minimal. For example, in a IK word DPR with a relatively uniform and random access 
profile, the probability of any given location being accessed by one side is 0(10 ^). Average 
throughput can be reduced by only one part in a million due to DPR access contention. 
6.3.2.4 Semaphore Support 
Software constraints may require mutual exclusion of data structures rather than memory 
locations. Instead of comparing addresses on every cycle and occasionally asserting B U S Y , 
other DPR devices support semaphores. Conventional test-and-set semaphores require that the 
two memory accesses are indivisible: some DPR devices employ a twist by using set-and-test. 
The set corresponds to a request and the test checks to see i f the request was granted. 
As the mdivisible double access requirement is avoided, semaphores can be supported for 
DSPs which do not provide an indivisible RMW. Since there is no hardware relationship 
between semaphores and DPR locations, variable channel widths can be defined in software. 
6.3.2.5 DPR Memory Expansion 
Integrated DPRs can be combined to form larger dual-port memories. Expansion in depth is 
similar to that used for conventional RAM, where the address MSBs enable individual 
memory blocks. DPRs can also be expanded in width. I f addresses for both ports arrive 
simultaneously it is possible for both sides to assert B U S Y , causing both DSPs to live-lock. 
Expanded DPRs used for DSP-to-DSP IPC is shown in Figure 6-5. Two DSP56001s 
conmiunicate using three 8-bit wide DPR chips in a M A S T E R / S L A V E word-wide configuration. 
I f the M A S T E R asserts B U S Y , the B U S Y input on the S L A V E devices disables their write enables. 
Note that tiie B U S Y signals from tiie M A S T E R are also fed to the W A I T pins of the DSPs. 
6.3.3 DPR and FIFOs Compared 
A 2K X 24-bit DPR block requires three 48-pin ICs, plus address decode components. Using 
uni-directional devices, a bi-directional 2K x 24-bit FIFO channel requires a total of 6 x 28-
pm ICs. With each doubling in size, 2 address pins must be added to the DPR package. Larger 
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Figure 6-5: DSP-to-DSP communication using width-expanded dual-ported RAMs. 
FIFOs use the same package size, since memory locations are not directly addressed. While 
FIFOs scales better than DPRs, the latter provide considerably more IPC flexibility. 
6.3.4 Novel Devices 
Recent technological developments in VLSI design have resulted in the emergence of novel 
integrated devices which have direct application in multi-DSP architectures. 
6.3.4.1 Synchronous FIFOs 
High-speed integrated FIFO may recognise noise-induced glitches as valid control pulses. 
Third-generation synchronous integrated FIFO designs reduce sensitivity to glitches via input 
and output registers. Independent external clocks force R E A D and W R I T E operations to occur 
on clock edges. IDT's SyncFIFO products allow the depth of status flags to be programmed. 
Many high-speed digital systems rely on a synchronous approach, since the 
complexity of asynchronous control circuitry increases with system clock frequency. In a 
synchronous system, the amoimt of control logic is minimal. I f a design is made synchronous 
at the outset, later clocking improvements do not require redesign of control logic. 
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6.3.4.2 Quad-Ported RAM 
Integrated quad-ported RAMs (QPRs) simplify the task of creating generalised multi-DSP 
systems for real-time ASP, all but preventing IPC contention. Although typically three times 
as expensive as comparable DPR devices, QPRs have a considerable advantage over DPRs. In 
order to fiilly interconnect four DSPs requires 1 bank of QPR as opposed to 6 banks of DPR 
As in DPR devices there are only two constraints on access patterns (see Section 6.3.2, 
Dual-Ported RAM). Hardware methods of controlling access — interrupts, semaphores and 
busy logic — and software-only token-passing schemes are possible. Separate locations 
dedicated to the status of each processor can also guarantee clean inter-task communications. 
6.3.4.3 CalTech Torus Routing Chip 
General piupose M-P routing components have been studied by several researchers. One such 
component is the Torus Routing Chip (TRC) developed at CalTech. This trivalent design was 
primarily designed to support efficient message-passing in 2-dimensional tori of width w. Two 
bi-directional links carry message traffic between distinct nodes: the third allows several chips 
to be cascaded permitting the construction of higher dimension tori. 
6.4 — A Hybrid Audio M-P 
Architectural issues studied in this and the previous chapter have led to the construction of a 
scalable hybrid M-P — HYMIPS — designed specifically for real-time, multi-channel ASP. 
6.4.1 Design Decisions 
In this section, design decisions surrounding the choice of routing and compute processors, 
mterconnection components and memory maps for HYMIPS are considered. 
6.4.1.1 Processors 
The Inmos transputer is capable of parallel communication and computation, providing an 
ideal building block for scalable M-P architectures. IPC is accomplished by asynchronous 
point-to-point links which incur minimum CPU overhead [Inmos Ltd., 1989]. Unfortunately, 
as noted in Section 4.6.5, the transputer ALU is not efficient at executing ASP algorithms. 
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In contrast, DSPs such as the Motorola DSP56001 are specifically designed to 
implement such algorithms (see Section 4.6.1, Parallel-Bus DSPs). Although supporting a 
high degree of operational concurrency, M-Ps are not easily implemented with these devices 
alone. A hybrid M-P ofiers the reqtiired properties of scalability and efficient execution. 
6.4.1.2 Interconnection 
As discussed in Section 6.1.1, the fixed IPC bandwidth of the shared bus topology is a severe 
constraint on extensibility: bus contention results in substantial IPC latency. A variation of 
this architecture is to use DPR as the shared resoiirce, as shown in Figure 6-6. Although the 
T801 and one DSP may simultaneously access DPR, DSPs still experience bus contention. 
IMST801 DSP56001 DSP56001 
transMiver transceiver 
Figure 6-6: Dual-bus hybrid M-P architecture. 
I f this scheme is extended to provide each compute PE with a DPR channel to the 
transputer EMI as Figiu-e 6-7, bus access arbitration is no longer required. IPC data may be 
mapped into the relevant DPR using the Occam PLACE instruction. A DSP processes data-set 
n in parallel with the routing processor transferring n - 1 and « + 1 via DPR channels. 
6.4.1.3 Memory Maps 
While the DSP56001 has 3 independent memory spaces, only one can be accessed via the 
EMI in any cycle. 2 Kwords of DPR is mapped to a sufiBcientiy high base address to allow 
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IMST801 DSP56001 DSP56001 
Figure 6-7: Multi-bus hybrid M-P architecture. 
modulo-addressing across the whole DPR. ^ An address-decode PAL allows half of the DPR to 
be mapped into P-space, so that the T801 can place object code directly into P. 
The T801 can access a single address space of 1 Gwords, with 1 Kword placed on-
chip. 8 Kwords of local memory is contiguous with the on-chip RAM, allowing iotemal 
program and workspace areas to overflow into external memory. Alternative DPR memory-
maps may be implemented by replacing the transputer address-decode daughter-board. 
6.4.2 Message-Passing 
Although the T801 itself implements store-and-forward IPC, the compute PEs in Figure 6-7 
can utilise a pseudo-wormhole scheme as they do not handle messages for other PEs. 
6.4.2.1 Semaphore Protocol 
As the transputer is designed to perform IPC over serial links in a CSP context, the EMI does 
not support an indivisible RWM. Consequentiy, a modified semaphore scheme is required to 
avoid the problems discussed in Section 6.1.1. Previously, the semaphore indicated i f the 
associated channel is locked by one of, possibly, several processors. 
In HYMIPS, DPR channels are shared between two processors allowing a different 
semaphore protocol to be implemented. Rather than flagging whether or not the channel is 
I. See the analysis of programmable DSP addressing modes in Section 4.3.4. 
6-15 
Chapter 6: Audio M-P Implementation ^ Section 6.4.3: Performance 
locked, the token determines which processor has exclusive access rights. Together with die 
DPR on-chip arbitration logic, this modified protocol ensures data-set integrity. 
6.4.2.2 Inter-Node Communication 
Inter-node conununication is achieved using transputer links. With a bi-directional bandwidth 
of 2.35 Mbytes/s, each link supports 12 digital audio channels. One link can be reserved for 
broadcasting control data to the DSPs via a IMSCOll link adaptor [Inmos Ltd., 1989]. In this 
configuration each transputer can support up to 36 inter-node audio channels. 
Intra-node communication is achieved through the non-multiplexed EMI of the T801. 
Each DSP possesses an exclusive block of DPR: the other port of each DPR is mapped into 
the transputer's EMI. As a 25 MHz T801 transputer can transfer data over its non-multiplexed 
EMI at a rate of 12.5 Mwords/s, providing 130 digital audio paths within the HYMIPSnodQ. 
6.4.2.3 Intra-Node Reconfiguration 
Although the physical topology of the HYMIPS node is fixed the logical topology is not, 
however. As the T801 code determines intra-node IPC, the organisation of compute PEs may 
be altered dynamically to give a variety of virtual topologies. An aliased memory-map is 
included in the transputer address-decode PAL to enhance broadcast IPC performance. 
One DSP56001 memory mapping mode addresses half of the DPR as P-space, 
allowing the T801 to down-load ASP tasks to the DSP. Object kernels may be stored in local 
transputer memory or read from the host file-system via a Unk. For efficiency reasons, the 
DSP must then move the object code into local DSP RAM or, preferably, internal P-space. 
6.4.3 Performance 
The computation performance of HYMIPS is limited by intra- and inter-node IPC bandwidth. 
Two message-passing schemes were proposed: orthogonal and pipelined. Usmg an orthogonal 
IPC harness, IPC channels are transferred over transputer links. As the T801 has four bi-
directional links, this limits the number of DSPs that may be serviced in any IPC cycle. 
Li the pipelined harness, only one VP chaimel and one 0/P channel are serviced 
directly by hardware links: all other IPC is intra-node. With 4 bi-directional links and an IPC 
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channel of 256 words, Gould has shown that HYMIPS node can support 17 DSP56001s per 
node with zero IPC latency, giving a total node performance of 175 MIPS [Gould, 1992]. 
6.4.4 SP-DIF Interfaces 
Motorola's ADS56016 EVB demonstrates the ease with which data-domain converters can be 
assembled. To use HYMIPS in an all-digital audio path requires direct digital audio I/O. 
6.4.4.1 Motorola DSP56001 PORT C 
The mne FO pins (PC0-PC8) of the DSP56001 PORT C support serial communications (SCI) 
and synchronous serial (SSI) interfaces. PC0-PC2 can be configured as specific SCI pins or for 
general-purpose I/O. To interface with Motorola SPI peripherals, the SSI has three pins 
dedicated to transmit data (STD), receive data (SRD) and a bi-directional serial clock (SCK). 
Three other pins — SCO, SCl and SC2 — may also be used to control bits in the SSI 
status register In synchronous clock modes, SCO and SCl can addresses multiple peripheral 
devices. SC2 supports frame sync for both transmitter and receiver [Motorola Corp., 1989]. Iq 
HYMIPS, SCO and SC2 have been mapped onto LR and WC as shown in Figure 6-6. 
SCK [inMniMMnnnMiniiMuuM 
DATA EE| |iGp|g|;!|::|g|o>|a.h|.»|u.h|n|,vK|oj |ir!|;|g|^ |p|g|u,|,|.|,o|.|.|,.HH|o| 
WC _\ \ i 1 r 
LR _ i I r 
Figure 6-8: Timing diagram for HYMIPS SP-DIF interfaces. 
6.4.4.2 SSI Programming Model 
From a coding perspective, the SSI can be viewed as two 16-bit control registers (CRA, CRB), 
one read-only status register (SSISR), a read-only receive register (RX), and a write-only 
transmit register (TX). CRA controls the clock generator and frame sync rates and word length. 
CRB controls the multifimction pins, interrupt enables, and SSI mode (see Figure 6-9). 
SSISR is an 8-bit read-only status register used to interrogate the SSI status and serial 
input flags. R X register accepts 24-bit data from SRD when the receive shift register becomes 
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I n i t i a l i s a t i o n macro f o r HSR/HST SP-DIF p e r i p h e r a l s 
SPDIF_INI \ 
MACRO 
MSG ' s p d i f _ i n i . . . ' 
; c l e a r bus c o n t r o l r e g i s t e r , zero w a i t - s t a t e s 
movep #$000000,x:BCR 
; s e t S S I RX i n t e r r u p t p r i o r i t y l e v e l 
movep #$003000,x:IPR 
; s e t continuous e x t e r n a l c l o c k , 16 b i t s word-length, word frame sync 
movep #$004000,x:SSI_CRA 
; enable S S I RX i n t e r r u p t , RX and TX, synchronous mode 
movep #$00B200,x:SSI_CRB 
; enable p o r t C p i n s PC3-PC8 as SSI 
movep #$0001FF,X:PCC 
MSG ' s p d i f _ i n i OK' 
ENDM 
F^ure 6-9: Initialisation macro foi HYMIPS SP-DIF peripherals. 
fiill. I f the associated mterrupt is enabled, the DSP56001 CPU is interrupted as Figure 6-7. 
Data written to TX is automatically transferred to STD via the transmit shift register. 
I n t e r r u p t s e r v i c e f o r HSR/HST SP-DIF p e r i p h e r a l s : normally mapped to p:$000C 
SPDIF_ISR \ 
MACRO l i n , r i n , a c c , l o u t , r o u t 
MSG ' s p d i f _ i s r . . . ' 
; move sample from S S I r e c e i v e r e g i s t e r 
movep x:SSI_RX,acc 
; t e s t SCO f o r l e f t / r i g h t channel 
b t s t #0,x:SSI_SR 
. I F <CS> 
; t r a n s f e r l e f t channel 
move a c c , x : l i n 
movep x:l o u t , x : S S I _ T X 
.ELSE 
; t r a n s f e r r i g h t channel 
move a c c , y : r i n 
movep y:rout,x:SSI_TX 
.ENDI 
; r e t u r n from i n t e r r u p t s e r v i c e 
r t i 
MSG ' s p d i f _ i s r OK' 
ENDM 
Figure 6-10: Interrupt service routine for HYMIPS SP-DIF peripherals. 
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6.4.4.3 M W R y SP-DIF Receiver 
The YM3623B, developed by Nippon Gakki, was used in conjunction with TTL logic to 
implement a SP-DIF receiver (HSR) for HYMIPS. In the absence of optic fibre or coaxial 
SP-DIF, the internal PPL self-oscillates using the extemal crystal oscillator. L R indicates to 
which channel the current sample belongs, in sync with the MSB-first audio data on SRD. 
I f a parity error is detected in this design, audio data preceding the error is re-output. 
Copy disabled (DIS/CPY), error status (ERR), de-emphasis (DEF), sowce (CD/DAT) and sampling 
frequency are displayed on front-panel LEDs. As illustrated in Figure 6-8, the error status is 
also output on S C l . Table 6-4 lists the components identified in the HSR schematic. 
Component Type Schematic ID Value 
CI 4.7 nF 
C2-C3 10 pF 
capacitor C4 220 nF 
C5 47 \iV 
C6 100 nF 
diode D l IN4140 
inductor L I 101 ^iH 
R1-R2 4.7 kD 
R3 150 n 
R4 1 MQ 
resistor R5 ikn 
R6 300 Q 
R7-R14 470 Q 
R15 21 kn 
crystal oscillator X I 18.43 MHz 
zenner diode Z l 5.0 V 
Table 6-2: Component list for HSR schematic. 
6.4.4.4 HYMIPS SP-DIF Transmitter 
As shown in the schematic of Figure 6-9, the HST board is based on the Yamaha YM3613B. 
A built-in PLL synchronises with the sampling frequency of the digital audio input to this 
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24-pin CMOS DIP Internal timing signals are generated by an extemal 16.93 MHz crystal 
connected across pins 3 (XI) and 4 (XO). Serial audio data on STD is assumed to be MSB first. 
Although this design permits 'P-W' sequence data to be inserted, the overhead of sub-
code information was discarded in HYMIPS. Both optic fibre and coaxial outputs are driven at 
the same time, the latter via a VC54820 line transformer A front panel LED indicates the 
presence of data errors. Table 6-4 lists the values of components identified in Figure 6-9. 
Component Type Schematic ID Value 
C1-C2 10 pF 
C3 100 nF 
C4 10 i^F 
capacitor C5 220 pF 
C6 100 nF 
C7 lOnF 
C8 47 ^F 
Rl i M n 
R2 470 Q 
resistor R3 2.2 kD 
R4 75 O 
R5 21 Ml 
crystal oscillator X I 16.93 MHz 
Zenner diode Z l 5.0 V 
Table 6-3: Component list for HST schematic. 
6.5 Conclusions 
Equations (6-1) and (6-2) show that IPC latency for message-passing schemes is dependent on 
the channel bandwidth, distance and message size. Compared to store-and-forward, wormhole 
routing greatiy reduces IPC latency as delay is no longer sensitive to the distance involved in 
message transport. From Equation (6-7), the IPC latency in a 2-D mesh may be reduced up to 
0{Jn) times over a binary hypercube i f constant bisection bandwidth can be maintained. 
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Fewer links contribute to the bisection, which permits each channel to be made wider. 
Throughput is bounded, however, by requiring more channels to cross the bisection for higher 
dimensions. Figure 6-4 reveals that there is a 21.26% advantage in reconfiguring an 80-
processor binary hypercube as a 2-ary x-tree when node bandwidth is constant. For chordal-
ring and 2-D mesh latency is reduced by 53.67% and 37.41% respectively for constant n. 
Assuming constant PE bandwidth, IPC latency can be reduced by a up to a factor of 2 
i f a higher-dimensional ^-processor hypercube is reconfigured as a 2-D mesh. X-tree 
topologies do not perform especially well under these conditions since 2 connections are 
required per processor to interconnect the ring at each level. A simple 3-ary tree gives the 
same wormhole latency improvement over a binary hypercube as a chordal-ring when ImK. 
Each HYMIPS PE occupies its own PCB with boards connected via a backplane bus. 
An IMSCOll link adaptor is provided on the T801 card to drive the DSP HOST ports with 
control parameters via link 0. All links and the CO 11 are accessible via the front panel. 
DSP56001 boards incorporate a self-overwriting boot EPROM, DPR and a RS232/TTL 
converter for host access to the SCI. SSI and HOST ports are also available on the front panel. 
As this is not a shared-bus M-P in the classical sense, performance is not limited by 
bus contention. Shared DPR and a modified semaphore protocol allow pseudo-wormhole 
messaging to overlap with computation. A HYMIPS node has been constructed with 2 
compute PEs, together with HSR and HST SP-DIF peripherals. Independent testing confirms 
that computation performance aligns closely with theoretical predictions in Section 6.4.3. ^ 
As the comprehensive design notes intimate, HYMIPS offers scalability both in terms 
of the number of compute PEs per node and the munber of nodes. Topologies which require a 
node valency greater than 4 are possible with the addition of hardware switches such as the 
IMSC004 link crossbar. For fiuther information, the interested reader should consult the paper 
presented by the author at ICASSP^ and included in this thesis as Appendix F [Linton, 1991]. 
1. In that each node can support up to 17 DSP56001s with zero latency. 
2. I E E E International Conference on Acoustics Speech and Signal Processing. 
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Chapter 7 
Multi-Processor Models 
On M-P architectures like HYMIPS, load balancing tries to distribute tasks evenly whereas 
minimising IPC tends to assign the whole taskforce to one PE. As a conflict exists between 
these two aims, a compromise must be made to obtain good performance for a given DMC. 
7.1 DMC Task Scheduling 
A critical aspect o f D M C design, on which the third part o f this thesis focuses, is the 
development o f algorithms for scheduling partially ordered tasks on multi-DSP topologies. 
7.1.1 Introduction 
The basic digital console scheduling (DCS) model consists o f a taskforce o f m tasks, 
T = { T j , T ^ } , and a M-P o f A? identical PEs, P = { P ^ , P J . With each task T. is 
associated the number o f instruction cycles to execute it. A scheduling algorithm allocates T 
onto P, ordering the execution o f tasks. No PE can execute more than one task at any time. 
A D M C can be represented by a directed acyclic graph (DAG) where each open circle 
represents a processing task T. and each arc a precedence constraint} As shown in 
Figure 7-1, DCS can be visualised as a graph-matching exercise. I f w > « , at least two tasks 
wiU be assigned to the same PE. However, multiple tasks may be co-resident even i f /w < « . 
7.1.2 Scheduling Algorithms 
A scheduling algorithm is said to solve a problem i f i t can be applied to any instance and is 
guaranteed to always produce a feasible solution. A feasible schedule is an assignment which 
does not violate any resource, precedence or preemption constraint. The degree of optimality, 
or cost, may be expressed formally in terms o f an objective function [Hu, 1961]. 
1. As arcs are always assumed to be directed toward the exit node, they are not explicitly drawn. 
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DMC taskforce: 
audio flow 
task 4: 
5 / e.g. biquad section 
M-P topology: 
Figure 7-1: Illustration o f the D M C task schediiling problem. 
Given that a D M C taskforce is periodic, processing real-time sample trains, schedule 
length and accumulated latency are chosen as objective functions. In general, the most 
'eflScient' algorithm is required. In the context o f DCS, the notion o f efficiency primarily 
involves execution time as this factor determines i f an algorithm is usefiil in practice. 
7.1.3 Algorithm Constraints 
By inspecting Figure 7-1, several pertinent observations can be made. Most notably, i t is 
apparent that a scheduling algorithm is restricted by diverse technological constiaints. 
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7.1.3.1 Precedence 
Individual tasks within a taskforce can be related to each other in a number o f different ways. 
In some instances, i t is possible for all tasks to be independent; in others, ordering restrictions 
may be represented by a free. Assuming that tasks can be executed in arbifrary order is not 
justified for DCS. Audio mixing requires a general precedence structure — 'a forest o f trees'. 
In DMCs, one task must be completed before another can begin execution. This type 
of constiaint is incorporated into the DCS model as foUows. Directed arcs between tasks in 
Figure 7-1 imply that a partial ordering, or precedence relation <, exists between tasks. Thus, 
i f T. < 7 .^, the execution o f task T. must be completed before 7j. can be initiated. 
7.1.3.2 Task Preemption 
In non-preemptive schedules, a processor assigned to a task is dedicated to that task until it is 
completed. In general, preemptive disciplines generate better schedules than those generated 
by non-preemptive stiategies.^ Nevertheless, certain penalties such as task switching 
overhead are incurred in preemptive schemes. As, by construction, atomic ASP tasks cannot 
be further partitioned, preemptive schedules are not considered further in this thesis. 
7.1.3.3 Cycles and Conditional Tasks 
The taskforce shown in Figure 7-1 is acyclic. A loop would prevent static scheduling, as the 
loop condition cannot be resolved until run-time. Most published work on scheduling ignore 
the difficulties presented by loops. However, cycles can be removed by either loop unrolling 
or by bisecting cycles across adjacent sample periods as depicted in Figure 7-2. 
Also, the taskforce o f Figure 7-1 contains no decision tasks. A decision task is a data-
dependent branch whose run-time outcome can affect the f l o w of contiol. While Lee (et al.) 
have developed techniques to deal wi th conditionals in general DSP, the requirement for such 
constructs is o f minimal importance in real-time D M C computation engines [Lee, 1987]. 
7.1.3.4 Processor Idleness & Processing Lag 
Performance metrics can often be improved by deliberately idl ing a PE, at the expense o f 
computational complexity. In fact, enumerative algorithms are only guaranteed to be optimal 
1. For example, consider 2 processors and a taskforce of 3 independent tasks each requiring 2 instruction cycles. 
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D M C task 
w 
D M C task 
Figure 7-2: Illustration o f loop removal by sample period bisection. 
i f the option o f idling is permitted instead o f scheduling a ready task. In 'greedy' DCS, no idle 
periods are inserted and a pending task is begun as soon as a PE is available. 
Most important for real-time ASP applications, the DCS algorithm must ensure that 
accumulated processing lag — the result o f processor pipelining — is not apparent. 
Experience indicates that all input-to-output delays through the D M C should be less than 1 ms 
(see Section 4.2.3) to facilitate real-time procedures such as overdubbing and track-bouncing. 
7.1.4 Static vs. Dynamic Scheduling 
There are two primary approaches to parallel processing and task scheduling on a M-P 
architecture. In the static approach, all parallel tasks in the problem taskforce are known 
before-hand. Consequentiy the taskforce can be statically mapped onto the processors at 
compile-time and remain fixed throughout run-time. This paradigm corresponds naturally to 
an D M C software design consistiag o f a network o f communicating tasks. 
I n the dynamic approach, ASP computation is defined by a dynamically created 
taskforce and allocation decisions must be postponed until run-time, incurring substantial 
overiieads. In D M C systems, the set o f DSP algorithms and their resource requirements are 
known in advance. Consequentiy, the taskforce can be efficientiy distributed beforehand, and 
the overheads associated wi th dynamic allocation eliminated. 
7-4 
Chapter 7: Multi-Processor Models ^ Section 7A. 5: Model Operation 
7.1.5 Model Operation 
With the foimdation laid for DCS in terms o f constiaints and relationship to compile- and run-
time, i t is appropriate to consider how a DCS algorithm may f u l f i l the allocation role. 
7.1.5.1 Input Processing 
The operation o f the DCS model begins at time / = 0 with aU n PEs scanning the taskforce in 
search o f ready tasks. A task is said to be ready for execution i f all its predecessors have been 
completed and no processor has begim to execute it. I f two or more processors compete for a 
task r.; \ <i<m , T. is assigned to the processor P.; \ <j<n wi th the lowest index j. 
When a processor cannot find a ready task, i t stops scanning and becomes idle until a 
task is completed. As this task might be a predecessor o f other tasks, whenever a task is 
completed, aU idle processors instantaneously begin to scan the taskforce. The schedule ends 
when the final task is completed: fol lowing convention, the finishing time is denoted by co. 
7.1.5.2 Output Processing 
The run-time o f the scheduling algorithm employed provides a second important performance 
criteria. In order to fu l ly compare schedules obtained for various problem instances, a further 
performance metric is defined. The efficiency o f a processor P. can be defined as total active 
processing time o f P. divided by the schedule finishing time o [Cofiftnan, 1976]. 
Gantt charts are used to represent the t iming o f D M C taskforce schedules. Each task is 
represented by a time-space span whose length corresponds to its execution time. A horizontal 
row o f time-space spans represents the sequence o f tasks executed by a processor. Cross-
hatched regions indicate periods during which the corresponding processor is idle. 
7.1.6 Extensions 
In this section, some extensions to the basic constiaints discussed above are considered. Both 
additional resource consttaints and heterogeneous M-Ps are directiy applicable to DCS. 
7.1.6.1 Additional Resource Constraints 
Most effort to date has assumed the unlimited availability o f secondary resources. ASP tasks 
require more resources than just a compute PE, however. Most references assume that 
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sufficient memory is available to contain the program and data o f assigned tasks. Of course 
memory is not the only secondary resource: another is the availability o f SP-DIF I/O ports. 
As might be expected, worst-case behaviour degrades further as the nxmiber o f 
resources is increased. Interestingly, CPM stiU guarantees the same worse-case bound for one 
additional resource and m>n [Garey, 1978].^ A related observation is that investing further 
eflfort in the preparation o f priority lists can lead to better results [Yao, 1974]. 
7.1.6.2 Heterogeneous Multi-Processors 
Up tiU now, i t has been assumed that all processors are identical. I D heterogeneous M-P 
systems, a DSP can be replaced with a higher clock rate part or even a different processor 
altogether. This enhanced model has been studied fi^om a theoretical performance-guarantee 
viewpoint by Gonzalez [Gonzalez, 1978]. The case where task times may vary arbitrarily 
fi-om processor to processor has been treated, for independent tasks, by Bruno [Bruno, 1974]. 
7.1.6.3 Deadline-Driven Schedules 
Manacher has considered the case in which terminal and non-terminal tasks require different 
completion times [Manacher, 1967]. Tasks with unequal execution times and precedence 
constraints are executed in a non-preemptive manner. Manacher's heuristic solution is a 
variation o f the longest-path schedules considered in the next chapter. Multiple critical paths 
are defined for those tasks contained in paths that contain tasks with deadlines. 
7.1.6.4 Job Periodicity 
The majority o f investigations deal with only a single execution o f taskforce. Although the 
analysis required to generate near-optimal schedules can be significant, this is justified by the 
time saved during each o f these executions. Consideration has also been given to the use o f 
M-P in a control environment. Kafura has characterised an environment o f this type by a set o f 
tasks each o f which has a known periodicity and processing time [Kafura, 1974]. 
1. Enough processors so that all tasks could be executed simultaneously if it were not for resource constraints. 
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7.2 Modelling M-P Speed-Up 
A model o f m tasks executing on n PEs is presented which is capable o f explaining various 
speed-up characteristics. The model is then considered in the context o f D M C and DCS. 
7.2.1 Introduction 
'Superlinear' speed-up has been used to describe a computation using an «-PE M-P which is 
more than «-times faster than the uiu-processor (U-P) case. Often this term is inappropriate as 
S{n) may be linear and yet still greater than n. In this thesis, the terms superunitary, unitary, 
and subunitary speed-up are used when S{n) > n, S(n) = n, and S{n) < n, respectively. 
Superunitary (SU) speed-up is only possible when the total amount o f work performed 
by n processors is strictly less than that performed by 1. Hypothesised upper boimds on S{n) 
range fiom Minsky's rather pessimistic 0 ( l o g « ) to unbounded [Minsky, 1970]. Conversely, 
there have been reports o f SU speed-up in real applications [Sanuinetti, 1986]. 
7.2.2 Preliminary Conditions 
The total number o f instructions executed when a taskforce is processed can be represented by 
w. Each w. then indicates the number o f times tasks o f type / are executed. To determine co, 
rl^n) weights the time required to execute one type-/ task on a homogeneous n-PE M-P. I f one 
PE executes while the other n - \ are idle in sequential mode, then r j j i ) = nr^(l). 
For notational convenience, r ^ ( l ) = 1 . Separating the D M C taskforce into tasks 
which must execute sequentially and those wi th at least «-fold parallelism gives: 
m' 
^ " •^ ^^  Z^/ Eq. (7-1) 
; = 1 
where m' is the nimiber o f tasks that exhibit n-fold parallelism and is the number o f 
operations that must be performed sequentially. Then, S(n) >n if and only if : 
S (/•,(!)- r,(n)) > ( n - l ) m^//!) Eq. (7-2) 
J = 1 
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7.2.3 Opportunities for SU Speed-Up 
In this section, the model o f Section 7.3.2 is used to investigate previously reported 
occurrences o f SU speed-up behaviour in a variety o f M-P environments. 
7.2.3.1 Conventional Speed-Up 
Equation (7-7) clearly states the conditions necessary for SU speed-up. I f and c^(«) 
represent the amount and run-time cost o f work that exhibits w-fold parallelism then the 
argiunent against SU speed-up characteristics can be stated as follows: 
Eq. (7-3) w = w +w 
s p 
r(n) = nr(l) Eq. (7-4) 
Eq. (7-5) 
Equation (7-7) becomes ( r ^ ( l ) - rj^n)) > (n-1) , and since the left-hand side 
is 0, SU speed-up is impossible. In fact, i f is positive, then the speed-up becomes: 
S(n) = ^ ^ < 1 + - P 
^ n 
Eq. (7-6) 
and Amdahl's law is obtained, as illustrated in Equation (7-6) [Amdahl, 1967]. 
40 60 80 
number of processors, n 
100 
-100.00% 
- 99.50% 
•99.00% 
-98.50% 
98.00% 
140 
Figure 7-3: Illustration o f conventional speed-up for various values o f w^. 
7-8 
Chapter 7: Multi-Processor Models Section 7.2.4: Scaled Speed-Up 
7.2.3.2 Increasing Cache Size 
SU speed-up can occur when each PE contains a local program or data cache. In this case, not 
only does the number o f DSP A L U cores increase with n, but so does the total amount o f 
cache memory. Whether or not a processor's local cache should be considered part o f the 
processor depends on what is being measured. However, i t is imreasonable to suppose that the 
cache size o f a single D M C compute PE can be increased to match that o f the equivalent M-P. 
7.2.3.3 Hiding Latency 
From Section 6.4, several methods can be used to hide IPC latency. Excess process-level 
parallelism can be achieved via time-slicing, reducing idle time at the expense of additional 
context-switching overhead. Alternatively, i f the PE has D M A IPC capability, latency is 
concealed by utilising additional parallelism beyond that explicitiy described. Since both 
schemes can be used on a U-P, they are optimisations rather than som-ces o f true SU speed-up. 
7.2.4 Scaled Speed-Up 
In the previous sections, a given taskforce was executed on an extensible M-P architecture. A 
revised speed-up metric reflects cases where both n and m are increased [Hehnbold, 1990]. 
7.2.4.1 Overview 
Let w^(m, n) and wj^m, ri) represent the number o f sequential and parallel operations 
required to process a taskforce o f size m on ^-processors. I f r j j i ) and rj^n) are defined as 
before, the time taken to process a taskforce o f size monn PEs, ©(w, n), is then: 
^,(fn, n)r^{ri) + w {m, n)r (n) 
o(/w, n) = ^ ^ Eq. (7-7) 
A reasonable assumption is that the niunber o f instruction cycles required by the 
taskforce is mdependent o f the number o f processors, n. Therefore, wj(m, 1) = wj(m, n) and 
yvjjn, 1) = wj^m,«), which can be abbreviated to wjjn) and ^^( /w) , respectively. 
7.2.4.2 Definition 
Following convention, the scaled speed-up (SSU) on an «-PE system S'{n) is defined as the 
ratio o f the execution time o f a taskforce o f size « on a U-P to that on an ^-processor M-P: 
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- ri)r^{n) + wj^n, n)r^(n)) 
Assimiing c^(n) = 1 and c^(«) = n as before. Equation (7-13) simplifies to: 
n (w (n) + w (n)) 
S'(n) = \ ^, . Eq. (7-9) 
Since M> (^ri) + "w^ri) is always less than nw (^ri) + w^(«) , provided iv^(«) ^ 0, unitary 
SSU is impossible. However, unitary SSU does occm- in the l imi t when: 
/ x o - / ^ ^ £ Eq. (7-10) 
for some positive constant s. From above, the following must hold for linear subunitary SSU: 
7.2.4.3 Problem Size & Execution Speed 
One reason fo r considering scaled speed-up is the question o f how laige a problem can be 
solved wi th in some fixed time, rather than how quickly a given problem can be solved. I t is 
reasonable to assume that the total work grows no faster than Oiri), i.e. W^(/J) + ^J^ri) ^ a « . 
Under this assimiption, w / n ) must be boimded by a constant to as shown below: 
M ' / « ) < a « - > v ^ ( « ) - a « - w / « ) ^ ^ = ^l^^l^^!^ Eq. (7-12) 
This analysis contrasts sharply wi th the corresponding non-scaled case, where S(n) is 
always bounded by a constant. Once w^(«) and w (ji) are known, the problem size m can be 
fixed for (unsealed) speed-up and curves plotted for Equation (7-6) and Equation (7-9). As 
illustiated i n Figure 7-4, the ciuves intersect where S{n) = S\ri) or: 
^p _ 
5 
^ Eq.(7-13) 
7.3 Linear Processor Pipeline 
Here, the linear processor pipeline (LPP) o f Section 5.1.4 is re-examined in detail. Several 
performance metrics are defined in terms o f this topology, vduch supports a linear DAG. 
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Figure 7-4: Illustration o f conventional and scaled speed-up curves.^ 
a. For the conventional speed-up curve, 5, = 98 and = 2. In scaled curves, S, S", and S", 
w / n ) = «y"/5 , vf^(«) = 2, and wj[n) = n'/ (n+ 4900) , respectively, with w^Cw) = w - w^(w) in each case. 
7.3.1 Background 
The sample period T o f a homogeneous processor pipeline is the reciprocal o f the sampling 
frequency, i.e. T = 1 / / ^ . As shown in Figure 5-4, a space-time diagram illustrates the 
overlapped tasks in an LPP M-P architecture. Once the pipeline is fiiU, maximtim 
performance gives one output fo r each sample period independent o f the number o f stages k. 
Ideally, an LPP wi th k stages can process n audio samples in sample periods: 
T^^k+{n-\) Eq. (7-14) 
given that k sample periods are required to fill the pipeline and process the first sample, and 
n - \ to complete the remaining n-~\ samples. Processing the same number o f samples on a 
non-pipelined architecture wi th identical/^ gives the niunber o f sample periods as: 
7 j = nk Eq.(7-15) 
7.3.2 Speed-up 
Consequentiy, the speed-up o f a A:-stage LPP over an equivalent non-pipelined M-P is: 
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S(k) = ^ = 
nk 
Eq. (7-16) 
Tl k + ( n - l ) 
It should be noted that unitary speed-up, S(k) -> k, can be achieved by a processor pipeline i f 
n»k, as illustiated in Figure 7-3. This maximum is never fu l ly achieved due to data 
dependencies between tasks, interrupt handlers, contiol branches and other factors. 
n = 10 
n = 2 0 
n - 40 
n = 8 0 
n = 160 
20 30 
number of stages, k 
Figure 7-5: Speed-up characteristics for LPP M-Ps. 
Af ter describing speed-up in Equation (7-16), two related performance measures can 
be developed. First, the product o f a time interval and a PE space in the space-time diagram of 
Figure 5-4 is defined as a time-space ^ a n . From the constiaints o f Section 7.1.3, a time-space 
span must be either busy or idle, but not both. This concept can be used to measure efficiency. 
7.3.3 Efficiency 
The efficiency o f a linear processor pipeline can be defined as the ratio o f time-space span 
required by the taskforce against the total time-space span, which equals the sum of all busy 
and idle time-space spans. I f « , k, and T are the number o f samples, number of pipeline stages 
and sample period, respectively, the efficiency o f a LPP architecture n is: 
nkt 
^ = 
n 
k[k':+(n-l)x] k + ( n - l ) Eq. (7-17) 
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Note that | J . ^ 1 as « c», implying that the larger the number o f samples flowing 
through the pipeline, the higher its eflBciency, as Figure 7-4. From Equation (7-16) it is 
apparent that f i = S{k)/k. Consequentiy, \x can be interpreted as the ratio o f actual speed-up 
to the ideal unitary speed-up k. In steady-state with « » A : , the eflBciency tends to 1. 
n = 10 
n = 20 
n = 40 
n = 80 
n = 160 
20 30 
number of stages, k 
Figure 7-6: EflBciency characteristics for LPP M-Ps. 
7.3.4 Throughput 
Throughput is defined as the number o f tasks that can be completed per unit time. This rate 
reflects the compute power o f a given M-P architectiu-e. In terms o f eflficiency \i and sample 
period T the throughput fo r a linear processor pipeline can be defined as: 
_ \^ n Eq. (7-18) 
A ; T + ( « - 1 ) T T 
where n is equals the total number o f samples being processed diuing the observation 
period ki+ ( « - 1) T . In the ideal case, w = \/x = f^ when ^ 1. Maximum tiiroughput 
is therefore equal to the sampling frequency, corresponding to one output per sample period. 
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7.4 Task Granularity 
M-P system architects have long debated the relative merits o f fine and coarse granularity. 
Accordingly, several M-P performance models are developed with respect to this metric. 
7.4.1 Introduction 
In this section, i t is assumed that each task executes in r instruction cycles, and that IPC takes 
c cycles when tasks are not co-resident. Various studies have shown that M-P performance 
depends strongly on r / c . This ratio expresses how much IPC overhead is incurred per unit o f 
computation and, as such, is a measure o f computation task granularity [Stone, 1989]. 
In coarse-grained parallelism, r/c is high, tasks are relatively large and IPC overhead 
can be amortised over many instruction cycles. Conversely, in fine-grained taskforces the 
overhead per unit computation r / c is relatively low. Many more PEs may be efficientiy 
utilised than in coarse-grained schemes, but not without sigmficant upl i f t in IPC overhead. 
7.4.2 Non-Overlapped IPC 
In DMCs, the cential aim is to execute a taskforce consisting o f m tasks efficientiy on n 
processors. In this section, M-P architectures with non-overlapped IPC are considered. 
7.4.2.1 Two-Processor Case 
In order to minimise IPC overhead when using a dual-DSP M-P, all m tasks can be assigned to 
one DSP and the other ignored. Alternatively, tasks can be allocated across bodi in any 
combination. Total processmg time co (m, n, k) must then include activities such as IPC 
which incur time overhead. When A: tasks are assigned to one PE, and m-ktoHie other, then: 
co(/w, n,k) ^ r max(/M -k,k) + c(m-k)k Eq. (7-19) 
Note that the second term models IPC ttansfers. One optimum solution, illustrated in 
Figure 7-7, is to assign all tasks to one processor i f r/c is less than or equal to m/2. I f the 
computation per unit commimication exceeds this threshold, then the tasks should be split 
evenly as Figure 7-8. That is, either k^^^ 0 or /w for r/c < m/2, or m/2 otherwise. 
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Figure 7-7: Non-overiapped IPC wi t i i 50 tasks, where r/c = 10 : k^^^ - 0 or /w. 
7.4.2.2 Extension to n Processors 
In a M-P wi th n processors available for taskforce execution. Equation (7-19) becomes: 
CD (m, n,k) = r max(^.) + ^ ^ A:. (/w - A;.) 
f " \ 
= rmax(^ .) + ^ m - "^k. 
Eq. (7-20) 
1 = 1 
where k. is the number o f tasks assigned to the i-th processor. 
From Section 7.4.2.1, the diflference in processing costs o f 'even'^ distribution and 
uni-processor execution. A © , is given by: 
2 2 
^ . rm cm cm 
Aco(/w, n,k) = — + _ - _ - / • / « Eq. (7-21) 
where the first three terms are the cost o f even allocation. 
Ignoring values o f m that are not exact multiples o f n, Equation (7-21) solves for r/c: 
r _ m 
~c~ 2 
Eq. (7-22) 
1. In this context, the term 'even' means that if w is a multiple of «, then each PE executes min tasks. Otherwise, 
all but one executes [m/n1, with one PE executing the remaining tasks. 
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Figure 7-8: Non-overlapped IPC with 50 tasks, where r/c = 40: k^^^ = m/2. 
I f r/c > m/2 then even distribution wUl produce the best schedule. I f , however, r/c is below 
or equals this threshold then as « - > oo no assignment produces a faster schedule than n. 
7.4.2.3 Speed-Up 
Confrol o f overhead costs is absolutely essential for DCS to be successfiil. The overhead per 
unit computation r / c determines the point at which parallelism is cost-effective. Even when 
r/c is suflBcientiy high to warrant parallelism, the performance gain is diminished by the 
second term in Equation (7-20). The speed-up S{n) is then: 
S(n) rm 7 2 2\ 
rm cm cm 
n 
rn 
c 
Eq. (7-23) 
, m{n-\)\ 
+ 2 J 
I f m and n are small and ric large, then S{ri) oc n. However, i f the number o f 
processors is increased such that « - > oo, then S{n) = 2r/cm. Hence, S{n) does not depend 
on n and approaches a constant asymptote as « - > oo. Even tbough performance can be 
improved incrementally as n increases, diminishing retiuns defeat this M-P strategy. 
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7.4.3 Fully Overlapped IPC 
In practice, IPC can be successfully overlapped with computation to ininirnise overhead 
penalties as described in the previous chapter Such a M-P model is developed here. 
7.4.3.1 Two-Processor Case 
If overhead can be overlapped fully with execution costs then Equation (7-20) becomes: 
(£i(m,n,k) = max 
= max 
1 = 1 
Y 
rmax(A.), ^ 2 ^ , 2 
i= 1 
Eq. (7-24) 
While tius model is perhaps over-optimistic, the design of HYMIPS (see Chapter 6) shows 
that it is in fact possible to fiilly overlap computation with IPC and other oveihead. 
2 30 + 
-computation 
- IPC 
•total 
20 30 
part i t ion paranneter , k 
Figure 7-9: Fully overlapped IPC execution of 50 tasks, where r/c = 15 : k^^^ = 3m/10. 
The threshold occurs when the execution time is just long enough to completely mask 
the overhead incurred by IPC, as illusti-ated in Figure 7-9, i.e. r(m-k) = c(m-k)k, or: 
k = -
opt c 
Eq. (7-25) 
where k is restricted to \<k< m/2. ©(w, n, k) becomes r{m- r/c) , and the speed-up: 
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Sin) = Eq. (7-26) 
^ cm 
S(n) lies between 1 and n and is again maximised when r/c = m/2. As r/c -> 1, 
S(n) -> 1 and the optimum distribution becomes more imbalanced. This M-P model also 
depends on r/c, but gives rather more optimistic performance predictions. 
7.4.3.2 Extension to « Processors 
For n processors and for any given maximum value of k., even distribution of tasks produces 
minimum IPC overhead. Hence, the best possible co for fully overlapped IPC occurs when; 
which simplifies to: 
T = — U - « J Eq.(7-27) 
r m(n-l) 
- = \ Eq. (7-28) 
For larger n. Equation (7-28) shows that n for minimum oj is given by: 
2r n = — cm Eq. (7-29) 
As m increases, the best strategy is to use increasingly fewer processors. For n = 2, 
r/c = m/2 which is consistent with previous fiadings. That n decreases with m is the result 
of IPC overhead increasing /w-times faster than the total execution cost, co . 
7.4.4 Linear IPC Overhead 
Assuming Unear IPC overhead, IPC costs are proportional to n rather than the munber of tasks 
assigned remotely. If each task communicates a -times with a task on each of the n PEs: 
ca(/w, n, k) = rmax(^.) + acn Eq. (7-30) 
As only the first term depends on k, co is mimimised by distributing the m tasks evenly. 
As n^ao, the increase in acn eventually becomes larger than the decrease in 
rma)^k^). Correspondingly, there is a maximum value of n for which performance increases: 
d(j3(m, n, k) rm ^ ,^ 
dn - ^ + «c Eq.(7-31) 
n 
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which becomes zero when: 
This square-root ensures that the cost of incrementing n cannot be justified as « -> oo. 
7.4.5 Multiple Communication Links 
A cormnon assumption in the previous models is that IPC proceeds sequentially. It is perfectiy 
possible, as discussed in Chapters 5 & 6, to replicate architectural features for IPC. ^ 
7.4.5.1 Non-Overlapped IPC 
If the number of communication links is allowed to increase with n to provide fuU 
interconnection, then communication operations can be overlapped. In so doing, c is no longer 
a constant but itself becomes a function of the number of processors, «. However, even with 
0{r^) links installed, no more than 0{n) concurrent IPC messages can be supported: 
n C 
CO (m, n, k) = rmax(^.) + 2JiJ^k.(m- k^) 
( " 
2 , 2 
^ , = 1 ' 
In Equation (7-33), it is assumed that a processor is either computing, communicating, 
or idle, and that the total cost of IPC decreases inversely with n. From Section 7.4.2, it is 
known that the previous equation is minimised by assigning tasks as evenly as possible. Under 
such a schedule, Equation (7-33) becomes: 
rm crn'f \\ 
0 ) ( / « , n,k) = — + ^ { \ - - ) Eq. (7-34) 
1. As found in architectures with a single common IPC channel, such as shared bus and simple ring topologies. 
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7.4.5.2 Threshold Analysis 
Parallel execution is beneficial until co(/w, n, k) fails to decrease as « - > oo, i.e. 5co = 0. 
5co(/n, n, k) 
2 2 
cm cm 
rm + ^ —-(2n+l) 
^nri^ [n(n+l)f Eq. (7-35) 
cmf. 2^ 
r + ^ 1 1 - -
2 V n 
m 
\n(n+l) 
However, Equation (7-35) is positive for n>2, and so co(/w, n, k) improves for nearly all n. 
Comparing U-P processing cost with that for an n-PE architecture gives the threshold: 
In this case, the task granularity factor r/c and the mmiber of processors, n, are 
mversely related: the larger n becomes, the smaller the task granularity required. As a result, 
this M-P is a failure at break-even. The performance provided by n processors is identical to 
that of one, yet real cost is increased by a factor of 0{n) processors and 0(n^) links. 
7.4.5.3 FuUy Overlapped IPC 
If IPC overhead can be fiilly overlapped with execution and co minimised by assigning tasks 
as evenly as possible as before, then the finishing-time o becomes: 
frm cm^f iV 
aim, n, k) = maxl-^ , 1 - -)) Eq. (7-37) 
This minimum value of co occurs when computation fiilly overlaps IPC overheads: 
^ = E,.(7-38) 
2n 
corresponding to a computation to communication ratio of: 
= 2 t — > 2 Eq.(7-39) r c 
As r/c is virtually independent of n, it is only contingent on the size of DMC 
taskforce. Providing that the task granularity exceeds the threshold shown m Equation (7-39), 
this configuration is a success as Sin) = «. If, however, r/c < m/2, computation does not 
overlap IPC, so M-P performance is reduced as speed-up is constrained by m: 
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S{n) = Eq. (7-40) 
7.5 Conclusions 
The model developed here has sufficient structure to exhibit many of the difficulties 
encountered in DCS. Console taskforces are described by the number of tasks m and their 
resource requirements, with ordering restrictions represented by precedence relations. The 
M-P is specified by the number of processors n, their resources and the capacity of IPC links. 
In addition, a DCS algorithm must observe all precedence relations, ensuring that no 
task can be started imtU all its predecessors are finished. Due to the indivisible nature of ASP 
kemels it must also be non-preemptive: a task cannot be interrupted until completion. Since 
parameters are known in advance, the DMC can be eflBcientiy scheduled at compile-time. 
Returning to the DMC context, the conventional speed-up metric described in 
Section 7.3.3.1 assumes that the amoimt of parallel and sequential work in the taskforce are 
fixed. If, however, this ratio changes (see Figure 7-4) as the underlying M-P and taskforce are 
scaled together SSU indicates how performance wiU vary for altemative DMC configurations. 
If wj^n)/w^(n) is constant, then conventional speed-up and SSU curves are identical. 
If, however, the ratio of n-fold parallel to sequential work increases with n, then S{n) > S'(n) 
for \<n<m and S{n) <S'(n) for n>m. Conversely, i f wj^n)/w^{n) decreases as n 
increases, then S'(n) lies above S(n) for l<n<m but below it when n>m.^ 
Conventional speed-up quantifies the relative performance of a DMC taskforce with a 
fixed ratio of parallel to serial code on a w-PE M-P to that of an identical U-P. In situations 
were the taskforce and underlying M-P are to be scaled, SSU provides a more accurate 
insight. Depending on how the ratio changes with n, SSU can exceed conventional speed-up. 
As noted in Section 3.2.3.3, k^^^ = 48 for a LPP-based DMC. Equation (7-16) 
implies that as n->co, S(k) = k^^^, i.e. imitary, provided that no more than k^^^ PEs are 
required. In real-time n» k, and Equation (7-4) shows that efficiency -> 100%, provided 
that T instructions are allocated to each PE. In this scenario, throughput w equals/^. 
1. In any case, the curves intersect at « = 1 and n = m . 
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Analysing the LPP shows that this approach to paralleUsing a DMC taskforce provides 
opportunities to achieve unitary speed-up and maximum processing efficiency with a 
throughput of one sample per sample period. This technique has been demonstrated within the 
HYMIPS architecture described in Chapter 6 and wUl appear again in the context of DCS. 
hi Figure 7-10, speed-up behaviour is plotted for M-Ps with a single communications 
channel. With non-overlapping IPC, r/c > m/2 ensures that even distribution is more 
effective than allocating all tasks to a single DSP. As the DMC is scaled speed-up improves 
incrementally, but reaches a constant asymptote of 2r/cm irrespective of other factors. 
to 5 
non-overlapped 
linear 
fully-overlapped 
- I -
30 40 50 
n u m b e r of p r o c e s s o r s , n 
70 
Figure 7-10: Speed-up characteristics with a single IPC link: r/c = 200 ,m = 50. 
Fully-overlappitig IPC with task execution gives unitary speed-up. Sin) = n, until 
IPC overhead overwhelms execution costs. Once the threshold ofn = 2r/cm + 1 is reached, 
however, Sin) tends towards the same constant asymptote. A DMC with linear IPC overhead 
performs well until the linear increase in IPC costs progressively limits this approach. 
The effect of multiple IPC links on M-P performance are shown in Figure 7-11. With 
non-overlapped execution. Equation (7-36) confirms that for this case even distribution for 
any n is more effective than U-P allocation. Overlapping task execution with IPC is the ideal 
M-P configuration, giving imitary speed-up providing that task granularity exceeds m/2. 
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Figure 7-11: Speed-up characteristics with multiple IPC links: r/c = 200, m = 400. 
A number of different M-P models have been investigated with respect to task 
granularity. In every case the role of r/c is the same: small ratios lead to higher IPC 
overhead. For maximiun performance, granularity must be offset against this overhead. 
Unitary speed-up can be achieved by overlappmg computation with multiple IPC links 
CO is totally dependent on IPC when run-time is smaller than IPC overhead. 
Consequentiy, it is essential that IPC overhead is restricted to be no greater than execution 
time. For each model, there is some maximum n that is cost-effective: this number depends on 
the M-P topology, on the imderlying IPC mechanisms and the particular DMC taskforce. 
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Chapter 8 
Scheduling Strategies 
Scheduling is one of the few areas of discrete optimisation that is motivated by practical 
considerations. Research in this broad area has been ongoing since the early 1960s. In this 
chapter, the author develops this discipline with specific regard to the DMC problem domain. 
8.1 Combinatorial Optimisation 
An oyerview of combinatorial optimisation (CO) is presented in this section. Emphasis is on 
the fundamental issues defining the intrinsic complexity of the DMC task scheduling problem. 
8.1.1 Overview 
A wide variety of important CO problems have emerged from such diverse areas as operations 
research and VLSI design. Solving such problems amounts to finding the optimal solution 
among an extremely large, but finite, number of alternatives. Optimisation algorithms can be 
used to find globally optimal solutions to a CO problem, often in a prohibitive amoxmt of time. 
Approximation algorithms yield solutions in an acceptable amount of time at the risk 
of sub-optimality. General algorithms are applicable to a wide variety of problems, whereas 
tailored algorithms rely on problem-specific information. Performance analysis concentrates 
on the quality of the final solution and run-time required for average and worst-case scenarios. 
8.1.2 Definitions 
Algorithm time requirements are convenientiy expressed in terms of a single variable — the 
'size' — which reflects the amount of input data needed to describe a problem. The input 
length, I, is defined as the number of symbols used to describe a problem instance in the 
chosen encoding scheme. ^ This measurement is used as a formal indication of instance size. 
1. An encoding scheme maps problem instances onto strings of symbols which describe them. 
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Time complexity functions express algorithm time requirements in terms of the largest 
amoxmt of time needed to solve problem instances of a given size. These functions are not 
well-defined vintil the encoding scheme is fixed. However, choices made here have littie effect 
on the broad distinctions made m the theory of computational complexity [Garey, 1978]. 
8.1.3 Encoding Schemes 
A taskforce can, for example, be described by listing all tasks and arcs, or by the taskforce 
adjacency matrix. Referring to Figure 7-1, it is clear that various schemes can give different / 
for tbe same console. Fortunately, any algorithm having polynomial-time complexity under 
one scheme will have polynomial-time complexity under all others [Cofi&nan, 1976]. 
Scheme Encoding Length Bound^ 
task list, 
arc list 
T J J , T J , T J , , 
iTJ,) iTJ,) iT,T,) iTJ,) iT,T,) iTJ,) 
50 2/ + 6a 
neighbor 
list iT,) iT,) iT,) iT,) iTJ^T,) iTJJ^) iT,T,) 38 2/ + 4fl 
adjacency 
matrix 
0 0 0 0 10 0 
0 0 0 0 10 0 
0 0 0 0 0 10 
0 0 0 0 0 10 
1 1 0 0 0 0 1 
0 0 1 1 0 0 1 
0 0 0 0 1 1 0 
51 t'^2 
Table 8-1: Analysis of alternative encoding schemes for DMC taskforces. 
a. where / represents the number of tasks and a the number of arcs in the console taskforce. 
In fact, it would be hard to envisage a 'reasonable' encoding scheme that differs more 
than polynomiaUy from Table 8-1. Although 'reasonable' is not easily formalised, it is clear 
that the scheme employed in a DCS algorithm should be concise and not padded with 
mmecessary symbols. Hence, nmnbers should be represented in any fixed base other than 1. 
8-2 
Chapter 8: Scheduling Strategies Section 8.1.4: Time Complexity Functions 
8.1.4 Time Complexity Functions 
Scheduling algorithms posses a wide range of time complexity fimctions. However, the 
distinction between polynomial-time and exponential-time algorithms is clear 
8.1.4.1 Upper and Lower Bounds 
Despite some successes, the record for proving lower bounds on the complexity of specific 
problems is poor [Garey, 1979]. Time complexity as defined is a worst-case measure or upper 
bound: a time complexity of 2 ' means only that at least one problem instance of size / requires 
0 ( 2 ' ) operations to complete. For example, the FFT, one of the most fiequentiy used signal 
processing algorithms, requires a maximum of 0{l\ogl) arithmetic operations. 
8.1.4.2 Polynomial-Time Algorithms 
An important concept is the identification of the class of problems, P, solvable in time 
bounded by a polynomial in the length of the input, /. Correspondingly, a polynomial-time 
algorithm is one whose time complexity function is 0(p(l)) for some polynomial function p. 
That polynomial-time roughly corresponds to tractability was first expressed by Edmonds 
who termed polynomial-time algorithms 'good algorithms' [Edmonds, 1965]. 
8.1.4.3 Exponential-Time Algorithms 
In eniunerative disciplines, as /w 00, the number of feasible schedules grows explosively. I f 
a taskforce consists of m tasks then, assuming no precedence, the nimiber of U-P schedules is 
ml, an exponential fimction in w.^ Extending this argument to a M-P context, the Prolog 
sotu^ ce of Figure 8-1 shows that the number of schedules of m tasks on n PEs, N{m, n), is: 
Mm,») = E , . ( 8 - I ) 
Algorithms with complexity not bounded as Section 8.1.4.2 are termed exponential-
time. Note, this category includes non-polynomial {NP) functions, such as /"^', which are not 
normally regarded as exponential. Most exponential-time algorithms are merely variations on 
exhaustive search, whereas polynomial schemes usuaUy demand some deeper insight. 
1. If w = 20 and 10 miUion schedules evaluated per second, it would take ahnost 8000 years to check all 20! 
alternatives. 
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/* , --- T */ 
d o m a i n s 
/ • * / 
d _ n u m _ B c h = r e a l 
d _ t B k _ d o m = s y m b o l 
d _ p 3 r o _ n a m = s y m b o l 
d _ t s k _ l B t = d _ t s k _ d o m * 
d _ p r o _ d o m = p r ( d _ p r o _ n a m , d _ t s k _ l s t ) 
d _ p r o _ l s t = d _ p r o _ d o m * 
/ * - - - * / 
d a t a b a s e 
/ * - - - - * / 
s c h ( d _ p r o _ l B t ) 
/ * - * / 
p r e d i c a t e s 
/ * - - * / 
r u n a l g ( d _ t B k _ l s t , d _ p r o _ l e t , d _ n u m _ e c h ) 
s c h e d l ( d _ t s k _ l B t , d _ p r o _ l B t , d _ p r o _ l s t ) 
d e l e t e ! d _ t s k _ d o m , d _ t B k _ l 8 t , d _ t s k _ l B t ) 
d e l e t e { d _ p r o _ d o m , d _ p r c _ l s t , d _ p r o _ l s t ) 
i n s e r t ( d _ p r o _ d o m , d _ p r o _ l s t , d _ p r o _ l s t ) 
c h k d b a ( d _ p r o _ l s t ) 
g e t e c h ( d _ n u m _ 6 c h , d _ n u m _ e c h ) 
/* - - - V 
c l a u s e s 
/» - - - - - - - * / 
r u n a l g ( T a s k L i s t , P r o c L i s t , _ ) : -
r e t r a c t a l l ( _ ) , 
B c h e d l ( T a e k L i s t , P r o c L i s t , S c h e d u l e ) , 
a 8 B e r t ( ech( S c h e d u l e ) ) , 
f a i l . 
r u n a l g ( NumScheds) :-
getB c h ( 0, NumScheds). 
Bchedl ( [] , Schedule, Schedule) :-
chkdba( S c h e d u l e ) , !. 
B c h e d K T a s k L i s t l , P r o c L i e t l , S c h e d u l e ) : -
d e l e t e ( Task, T a B k L i B t l , T a B k L i B t 2 ) , 
d e l e t e ( p r ( ProcName, Done), P r o c L i e t l , P r o c L i B t 2 ) , 
i n s e r t ( p r ( ProcName, [Task|Done]), P r o c L i B t 2 , P r o c L i s t S ) , 
s c h e d l ( T a B k L i s t 2 , P r o c L i s t 3 , S c h e d u l e ) . 
d e l a t e ( Head, [ H a a d | T a i l ] , T a i l ) , 
d e l e t e ( Headl, [Head2 | T a i H ] , [Haad2 | T a i l 2 1 ) :-
d e l e t e ( Headl, T a i l l , T a i l 2 ) . 
i n s e r t ( p r ( PNl, D l ) , t p r ( PN2, D 2 ) | T ] , [ p r ( PNl, D l ) , p r ( PN2, D 2 ) | T ) ) : -
PNl < PN2, !. 
i n s e r t { p r ( ProcName, Done), [ P r o c | T a i l l ] , [ P r o c | T a i l 2 ] ) :- !, 
i n s e r t ( p r ( ProcName, Done), T a i l l , T a i l 2 ) . 
i n s e r t ! Proc, [] , [ P r o c ] ) . 
chkdba( S c h e d u l e ) : -
r e t r a c t ( Bch( S c h e d u l e ) ) , !, 
a s s e r t ( s c h ( S c h e d u l e ) ) , 
f a i l , 
chkdba( _ ) . 
g e t s c h { NumSchedsl, NumScheds) :-
r e t r a c t ( s c h ( _ ) ) , ! , 
NumScheds2 - NumSchedsl * 1, 
g e t s c h ( NumScheds2, NumScheds). 
g e t s o h ( NumScheds, NumScheds). 
Figure 8-1: Prolog sowce to generate Nim, n), assuming no precedence. 
8.1.4.4 NP-Complete Algorithms 
Many practical CO problems have been proved to be NP-complete} Such problems are 
unlikely to be solvable by an amount of computation effort which is boimd by a polynomial 
pit). It is clear that PaNP, as illustrated in Figure 8-2. Although still an open problem, 
'P = A'P' is every unlikely, since NP contains many notorious combinatorial problems. 
1. An extensive classification is given in the well-known book by Garey and Johnson [Garey, 1979]. 
8-4 
Chapter 8: Scheduling Strategies Section 8.1.5: Complexity of Task Scheduling 
^^^^^^^^^ 
Figure 8-2: Illustration of the NP class of optimisation problems. 
In spite of intensive research effort, no good algorithms are known for problems in NP. 
Therefore, the practical effect of A^P-completeness is as a lower bound. A proof that a problem 
is A(P-complete is a proof that the problem is not in P and therefore intractable. In the absence 
of a rigorous definition, P may be safely identified with polynomial-boimded algorithms. 
8.1.5 Complexity of Task Scheduling 
Most scheduling problems are AT'-complete. In fact, even the general 2-processor case 
presents an TVP-complete problem. In this section, reported theoretical results are summarised. 
8.1.5.1 Uni-Processor Bounds 
While many U-P problems are iVP-complete, many can be solved to optimality 
[Lenstra, 1978]. For example, scheduling with arbitraiy precedence constraints is clearly 
trivial because every feasible schedtile is optimal. Problems with precedence relations 
forming a tree can be solved in CHJiogt). Furthermore, scheduling imit-length tasks with 
arbitrary precedence constraints has been shown to be polynomial solvable [Gonzalez, 1978]. 
8.1.5.2 Two-Processor Bounds 
The general 2-processor scheduling problem is AT -^complete [Bruno, 1974]. Scheduling with 
arbitrary precedence constraints to minimise to for imit-length tasks can be solved in 0{l^) 
[CoflBnan, 1973]. Garey and Johnson have developed an 0 { f ) algorithm for the case vdiere 
each task has to meet a given deadline [Garey, 1978]. However, the 2-processor problem for 
1- or 2-imit tasks with arbitrary precedence constraints is AT'-complete [Lenstra, 1978]. 
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8.1.5.3 Multi-Processor Bounds 
Scheduling tasks with precedence relations and individual deadlines on an «-processor M-P, 
n > 3 , is solvable in 0(/log/) [Conway, 1967]. Assiuning imit processing times, the 
n-processor problem for tasks with in-tree precedence can be solved in Oil) due to the often-
cited algorithm by Hu [Hu, 1961]. With arbitrary precedence, however, this problem and 
therefore general DCS become #P-complete in the strong sense [Lenstra, 1978]. 
8.2 Stochastic Techniques 
Stochastic search techniques are modelled on processes found in natiu-e. These algorithms are 
often touted as near-optimal general-purpose strategies for notoriously difBcult CO problems. 
8.2.1 Simulated Annealing 
Simulated Aimealing (SA) is the mathematical analogue of cooling: just as in the natural 
aimealing process, SA associates a cooling schedule with the CO problem to be optimised. 
8.2.1.1 Overview 
First proposed by Kirkpatrick, SA is a stochastic computational technique derived fi^om 
statistical mechanics [Kirkpatrick, 1983]. The name originates from the strong analogy with 
the physical annealing of solids: the final 'frozen' configuration being optimal. SA has 
evolved as a general and robust technique for solving many TVP-hard optimisation problems. 
M = number of moves to attempt; 
T = c u r r e n t "temperature"; 
f o r ( m = 1 to M ) 
{ 
generate a random move i . e . p e r t u r b t a s k schedule; 
e v a l u a t e the change i n energy (cost) , A E ; 
i f ( A E < 0 ) 
{ 
// downhill move towards minima: accept i t 
accept move, and update schedule; 
} 
e l s e 
( 
// u p h i l l move: accept maybe 
accept w i t h p r o b a b i l i t y p = e"^^/'^; 
update schedule i f accepted; 
} 
} 
Figure 8-3: Pseudo-code listing of the Metropolis Algorithm. 
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To avoid entrapment at local minima, SA employs a stochastic relaxation technique. 
The Metropolis Algorithm of Figure 8-3 generates a sequence of M configurations for each 
value of T [Metropolis, 1953]. Without this cotmter-itttuitive feature of accepting 'up-hill' 
transitions, illusfrated in Figure 8-4, SA would revert to a form of iterative improvement. 
c o 
o c 
> 
0) 
o 
p = e-^^ 
local minimum 
A E < 0 global minimum 
• 
configurations 
Figure 8-4: Sketch demonstrating the need for uphill moves. 
8.2.1.2 Asymptotic Behaviour 
It can be shown that, asymptotically, SA behaves as a true optimisation algorithm 
[von Laarhoven, 1987]. However, optimal configurations are only guaranteed for an infinite 
niunber of transitions [Lundy, 1986]. Convergence, and hence eflBciency, depend on the so-
called 'cooUng schedule'. Aarts and Korst have derived a polynomial-time cooling schedule 
which can approximate asymptotic behaviour for some problem instances [Aarts, 1989]. 
8.2.1.3 Performance 
SA finds near-optimal solutions which do not depend strongly on iiutial configuration 
[Aarts, 1989]. Computational effort for a given quality of solution is predominantiy dependent 
on cooling schedule, which in term must be determined by trial and error. Furthermore, 
average-case run-time is typically close to worst-case [Gaudiot, 1988]. Experience shows that 
for even basic CO problems, SA is outperformed by tailored heuristics [Johnson, 1987]. 
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8.2.2 Genetic Algorithms 
Another popular stochastic search technique, genetic algorithms (GAs) are based on a model 
of population genetics and the principles of the Darwinian Theory of Natural Selection. 
8.2.2.1 Overview 
Holland has shown that a population of bit-strings can be made to "evolve as populations of 
aiumals do" [Holland, 1975]. I f effective genetic operators can syntactically manipulate such 
chromosomal representations, then GA can be exploited as Figure 8-5. Populations constitute 
a parallel search trajectory through the space of all possible solutions. Chromosomes that 
survive from generation to generation are those which prove to be most fit. 
P = p o p u l a t i o n of chromosomal r e p r e s e n t a t i o n s ; 
T ,= number of g e n e r a t i o n s to attempt; 
t = c u r r e n t c o n f i g u r a t i o n ; 
i n i t i a l i s e p o p u l a t i o n P { 0 ) ; 
e v a l u a t e p o p u l a t i o n P ( 0 ) ; 
f o r ( t = 1; t < T && ! s o l u t i o n ; t++ ) 
{ 
// get most f i t p o p u l a t i o n 
s e l e c t P ( t ) from P ( t - l ) ; 
// recombine p o p u l a t i o n 
c r o s s o v e r P ( t ) ; 
mutate P ( t ) ; 
i n v e r t P ( t ) ; 
// determine f i t n e s s 
e v a l u a t e P (t) ; 
} 
Figure 8-5: Outline of GA procedm-e. 
8.2.2.2 Recombination Operators 
Recombination operators intioduce new genetic material into the population by guiding the 
generation of new chromosomes through the modification of bit-string structures. 
• Crossover 
The fimction of crossover is to combine beneficial genetic material from parent chromosomes 
in the next generation. For example, the operator in Table 8-2 takes two structures, spUts the 
strings at the same randomly determined point, and then creates two new structures by 
swapping the tail portions. It is this feature of evolution which is the key to the power of GAs. 
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Old Structures New Structures 
100 10110 100 00101 
111 00101 111 10110 
Table 8-2: Example behaviour of GA crossover operator. 
• Mutation 
Mutation randomly changes a bit in a structure so introducing new material into the 
knowledge base. Assigned a very low percentage of activation, this operator occasionally 
introduces beneficial material into a problem instance. As a result, mutation operators 
guarantee that no genetic configuration wi l l be permanently lost fi^om a population. 
• Inversion 
Altering the positional linkages of bits within one structure by inverting the sequence between 
two randomly assigned points is termed iaversion. For instance, '110011101' randomly cut 
after the 2nd and 6th bits, gives '111100101' when the centre sub-string is inverted, hi this 
way, the location of genes is changed to provide a more fertile ground for recombination. 
8.2.2.3 Performance 
Like natural genetic systems, GAs quickly locate optimal regions in vast search spaces 
[Holland, 1975]. Unfortunately, many implementations are prone to premature convergence. 
Carefiil implementation of operators is necessary to adjust the balance between exploration 
and exploitation [Booker, 1987]. Many application-dependent issues, such as the percentage 
of descendants created by each operator, have considerable effect on optimality. 
8.2.3 Application to DCS 
While both paradigms have been successfiilly implemented for a range of difficult CO 
problems, their application to DCS is mitigated by algorithm- and problem-dependent issues. 
8.23.1 Simulated Annealing 
Although, asymptotically, SA is capable of locating near-optimal solutions, average-case 
algorithm run-time is typically close to worst-case. Furthermore, both solution and run-time 
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are largely dependent on cooling schedule. Due to these facts, a DCS based on SA would 
require a prolonged empirical study in an eflfort to determine suitable cooling schedules. 
While polynomial-time cooling schedules may approximate asymptotic behaviour, a 
DMC control system would have to rely on pre-determined cooling schedules. No bounds can 
be determined on the quality of schedules generated in the real production environment. In 
addition, work in other areas has shown that SA is outperformed by tailored heuristics. 
8.2.3.2 Genetic Algorithms 
Unfortimately, GA implementations are often prone to premature convergence due to the 
over-exploitation of individual operators. To increase the ratio of exploration and exploitation 
requires a judicious balance of the descendants created by each operator. Again algorithmic 
issues have a direct bearing both on the run-time of the algorithm and quality of the solution. 
Opportunities exist for incorporating problem-specific information into GAs: firstly, 
the initial schedule may be determined by a bootstrap heuristic; secondly, recombination can 
go beyond simple syntactic processing. However, DCS does not map well onto this numerical 
scheme and non-probabilistic techniques are better suited to exploiting tailored heuristics. 
8.3 Deterministic Strategies 
The static scheduling problem is not unique to the DCS problem being considered here. As it 
also exists in many other guises a variety of deterministic solutions have been proposed. 
8.3.1 Graph Theory 
As early as the 1960s, Ford and Fulkerson proposed a graph theoretic approach to task 
scheduling [Ford, 1962]. Subsequentiy, Stone showed that the problem could be solved by 
using algorithms constructed for finding maximimi flows in commodity networks 
[Stone, 1973]. Developing this work, Lo included the concept of interference costs 
[Lo, 1988]. Although helpfial for n < 3, this technique has limited application to DCS. 
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8.3.2 Integer Programming 
Task scheduling can be cast as integer programming by defining a suitable objective fimction. 
To this end, Chu suggested a optimisation structure of the following type [Chu, 1980]. 
8.3.2.1 Problem Construction 
m n r m n 
<^opt = Z S ^ \ / i j + Z S ^ , , / ^ A / Eq.(8-2) 
) = l 7 = l L ic=ll=l 
where w ( 0 < w < l ) is the relative weighting of the two terms. The first term of 
Equation (8-2) is simply the execution time of T. on Pj. The second term sums the IPC 
delays across all tasks that must commxmicate with T.: dj j is the IPC delay from Pj to P/. 
Finally, Equations (8-3) and (8-4) model memory and execution time constraints for each PE. 
m 
]^ ms. i^^Mf^, where A: = 1 , E q . (8-3) 
/ = 1 
m 
S ^i,/i, k - ^k' "^^^^ k = l , . . . , n Eq. (8-4) 
i= 1 
8.3.2.2 Application to DCS 
This 01 integer-programming approach has several liabilities, notably considerable 
computational expense [HiUier, 1986]. In terms of DCS, the absence of precedence relations 
is a critical shortcoming. Another drawback is the difficulty involved in extending this 
technique to include the finite capacity of IPC channels. Although it is possible to include 
additional constraints, run-time problems are greatiy exacerbated [Thesen, 1978]. 
8.3.3 Clustering Techniques 
Rather than tailor a problem to a mathematical technique, it may be more natural to begin with 
problem characteristics and develop a mapping algorithm, as shown by Efe [Efe, 1982]. 
Following this scheme requires developing an algorithm that not only clusters tasks and 
balances workload, but also selects a mmiber of nodes and assigns clusters to these nodes. 
Such clustering and iterative reassignment may arrive at solutions quickly for certain 
problems. However, the method is not always able to manage all constraints and can become 
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trapped in local minima [Konstantinides, 1989]. Although preferable to integer programming, 
this technique shares many of the former's problems and has Umited application to DCS. 
8.3.4 Dynamic Programming 
Dynamic programming is a mathematical technique employed in problems where finding a 
solution can be reduced to a sequence of interrelated decisions forming a path in a state-space. 
8.3.4.1 Overview 
Scheduling taskforces on M-P architectures can be naturally cast in terms of state-space 
searching. As shown in the illustration of Figure 8-6, each alternative decision from a node 
corresponds to scheduling a different task, or idle period, on a processor. At each step the non-
intuitive option of scheduling an idle period, lasting until the next processor has completed its 
ciuxently assigned task, must be allowed to guarantee optimaUty [Cof&nan, 1976]. 
start node 
— no tasks scheduled 
alternative decisions 
goal node 
— all tasks scheduled 
Figure 8-6: Task scheduling in terms of state-space searching. 
8.3.4.2 Basic Strategies 
Two basic strategies for exploring state-spaces are depth-first and breadth-first search: depth-
first leads to long run-times as the search is uninformed; breadth-first disciplines maintain the 
set of decision nodes on the growing edge of tbe search tree. With an objective function as the 
optimisation criteria, 6e5/-first methods expand the best partial path at each node. 
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Expanding the best partial path at each decision node reduces algorithm run-times 
dramatically, but does not reduce the combinatorial explosion exhibited in state-space 
searching. A more sophisticated scheme is required, using problem-specific information. 
Heimstic rules avoid aimless paths, drawing the search process quickly towards a goal node. 
8.3.4.3 A* Search 
As A* is effectively an improved branch-and-bound, it is the preferred paradigm for the task 
scheduling problem examined here. A* employs the best-first principle with a heuristic 
underestimate of remaining cost [Nilsson, 1982]. It is based on the intuitive notion that a 
optimal solution is more likely to be reached by following paths with lower underestimates. 
For each decision node n corresponding to a partial schedule, h*{n) denotes the cost 
of an optimal path to a goal node. A heuristic h{n) is admissible i f for all « i f [Pearl, 1985]: 
h{n) < h*{n) Eq. (8-5) 
A* employs h{n) to guide the search tree expansion. One of the algorithms principle features 
is that i t never expands a node with an underestimate greater than w^^, [Sinclair, 1987]. 
8 J.4.4 Application to DCS 
Although A* can revert to exhaustive search worst-case, altemative heuristics can be 
investigated by observing their ability to prune the search-tree. In order to realise tailored 
deterministic algorithms, four admissible application-specific heuristics are defined below. 
• Minimum Processor Cost — M P C 
This heuristic corresponds to the optimistic estimate of the finishing time of the partial 
schedule, completed with all currentiy unassigned tasks. I f t = {t^, t^} is the list of 
im-scheduled tasks and p = {Pi,P2, ••••>P„} the list of active processors, then: 
where e (^.) is the execution time of task t-,f(Pj) the partial finishing time of processor Pj, 
and F (t, p) the finishing time of the partial schedule. Note that MPC is computed imder the 
assumption that precedence, preemption and distributed execution constraints are relaxed. 
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• Maximum Remaining Critical-Path — M R C 
Alternatively, the finishing time of the remaining critical path for the most recentiy assigned 
task on each processor can be evaluated with respect to the current partial schedule. I f 5/ ( / . ) 
is the level of task t.,ft (/.) the finishing time of and F(t,p) the finishing time of the 
partial schedule as before, then MRC for any node in the A* search-tree can be defined as: 
MRC = max{sl(t^)-e(t^)+ft(t^)-F{t,p)), \<i<m Eq. (8-7) 
• Minimum Independent Assignment — M I A 
The minimum assignment cost for each of the remaming tasks is computed ignoring all 
imscheduled tasks, but including IPC with aU non-coresident (NCR) tasks already assigned. 
Here, / (^.) represents the earliest time that all NCR IPC is available to t. on the earliest ready 
processor. MIA is then defined as the sum of minimum assignment costs for aU t, or: 
m 
MIA = X ('(0 +e(t) -F{t,p)) Eq.(8-8) 
(= 1 
• Maximum Heuristic Underestimate — M H U 
By definition, MPC, MRC and MIA lie within the constraints imposed by Equation (8-5). I f all 
imderestimates are calculated simultaneously for each node, then MHU can be defined as: 
MHU = max (MPC, MRC, MIA) Eq. (8-9) 
As the scheduler search-tree expands, clearly the individual heuristics approximate h*{n) 
with varying degrees of accuracy, particularly when « i s in the vicinity of a goal node. 
8.4 List Scheduling 
In list scheduling strategies, tasks are first ordered according to some external priority scheme 
and then scheduled according to non-increasing priority. 
8.4.1 Critical Path Method 
One technique used to form a priority list is the critical path method (CPM), originally 
investigated by Hu [Hu, 1961]. In what is probably the most frequently cited reference in M-P 
scheduling, Hu developed two problems for equal-duration tasks. Although only optimal 
when precedence constraints form a rooted tree, the concept of Hu-level is widely applicable. 
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In CPM, as ,in PERT analysis, tasks are assigned to PEs according to the length of the 
precedence chains they head. The longest chains in the unexecuted part of the taskforce are 
those which have the greatest sum of execution times: they are termed 'critical paths' because 
the tasks which lie on them are those most likely to retard the execution of the DMC taskforce. 
8.4.2 Hu-Level Labelling 
A task T. is given the label 5/(7.) = lp{T^ + 1, where lp{T^ is the length of the longest path 
from T. to the root task, which is labelled '0'. Tasks one unit removed are labelled ' 1 ' , as 
Figure 8-7. As DMCs contain many root tasks^, a 'dummy' root facilitates labelling. Priority 
is assigned by non-increasing Hu-level and the taskforce scheduled according to this regime.^ 
Ties are broken by assigning T. to P with the smallest index j or, altematively, by 
scheduling T. with the longest execution time. Tasks with e{T^ > 1 can be represented by an 
indivisible chain of unit-weight tasks whose sum equals e ( r ) . It can be shown that the level 
of the cham-task fixrthest from the root is equal to that of tiie multi-unit task [Kohler, 1975]. 
level 
3 
o 
Figure 8-7: Hu-level labeUing of a taskforce consisting of unit-length tasks. 
1. Analogous to a 'forest of trees'. 
2. Consequently, processors are never left idle if they can be assigned. 
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8.4.3 Alternative Labelling Schemes 
The basis of the list scheduling discipline suggests several different labelling techniques. 
Assigning priorities assuming all tasks have identical g(r.) , corresponds to Flighest Levels 
first with No estimated times (HLN). Under this taxonomy, conventional CPM as described in 
Section 8.4.1 corresponds to Highest Levels first with Estimated times (HLE). 
I f a task's co-level is measured from the entry rather than exit task, two more labelling 
schemes are implied. Lowest Co-levels first with Estimated times (LCE) gives a task with the 
smallest co-level highest priority. I f all tasks are assumed to have the same execution time and 
the LCE concept applied, this gives Lowest Co-levels first with No estimated times (LCN). 
8.4.4 Upper Bounds on Schedule Quality 
Hu's optimal solutions are limited to rooted trees of tasks with equal execution time. In this 
section, other known theoretical upper bounds for list schedules are compared and contrasted. 
8.4.4.1 Preemptive vs. Non-Preemptive 
List schedules may be preemptive or non-preemptive. For arbitrary n(n> 1), i f the length of a 
non-preemptive schedule is and the length of a preemptive (optimal) schedule co^  then: ^ 
CO 1 
— < 2 - - Eq.(8-10) 
The upper bound of Equation (8-10) can be shown to be tight for n = 2 [CofiBnan, 1973]. 
Kohler has shown that pathological problems for which co^/co^ is arbitrarily close to 
3/2 can be constructed for any n>2 [Kohler, 1975]. He also conjectured that: 
— < 2 - ^ Eq.(8- l l ) 
i f CPM is used to produce schedules, though this tighter bound has not yet been proven. 
8.4.4.2 Precedence Constraints 
When there are precedence consttaints among the tasks, the worst-case performance boimd 
for CPM with unit-lengtii tasks, that is, the ratio of Ocpm to the optimal finishing-time, cOo^ ,, is: 
1. A higher priority 'ready' task will pre-empt a partially processed lower priority task. 
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'""^2--. Eq.(8-12) 
opt 
When there are no precedence constraints, the tasks are distributed across the processors 
purely by the order given in the priority-list L [Graham, 1976]. 
It has been shown that, for a set of independent tasks, specifically: 
^cpm ^ 4 1 
~ 3 3n 
opt 
Eq. (8-13) 
which is substantially less than Equation (8-12), as « - > oo. Since there are instances where 
these bounds are attained, they cannot be improved. As Equation (8-12) crosses the j^-axis at 
the origin, it is better than Kaufrnan's boimd for small values of Oop,. [Kaufrnan, 1974]. 
8.4.4.3 Unequal Task Times 
Let CO;, be the length of a taskforce scheduled by an algorithm which ignores the task 
unintemiptibility condition. Let Oopt be the length of an optimal schedule, under the 
restriction that tasks may not be interrupted. I f co^ ^^  is the length of schedule given by the 
CPM algorithm (which also may not mterrupt tasks) then, after CofBnan [Cofl&nan, 1973]: 
%^<^opt Eq.(8-14) 
<^opt^^cpm Eq.(8-15) 
Equation (8-14) follows from the fact that the possible sequence of schedules by any 
restricted algorithm are a subset of those available to the optimal umestricted algorithm. 
Equation (8-15) follows from the definition of an optimal algorithm, since CPM is also 
restricted its schedules are possible outcomes for the algorithm which found Oop,. 
8.4.4.4 Mutually Commensurate Task Times 
The results discussed above can be extended to trees providing that task times are mutually 
commensurate [Kaufinan, 1974]. Tasks with weights greater than one can be represented by 
an indivisible string of unit-weight tasks. As all tasks in the restructured taskforce are of imit 
length, the optimal non-preemptive solution can be found using Hu's algorithm. 
I f co^  is the length of an optimal schedule with arbitrary preemption, and co^^^ that 
determined by a CPM algorithm prohibiting preemption of indivisible string tasks, then: 
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Eq. (8-16) 
where A: is an upper boimd on task size [Kaufinan, 1974]. With ©^^^ representing the optimal 
length of any non-preemptive schedule, combining Equation (8-14) to Equation (8-16) gives: 
( 0 < ( 0 <co <& +k-
p opt cpm p 
Eq. (8-17) 
8.4.5 Application to DCS 
In many instances critical-path schedules are extremely efficient. Figure 8-8 illustrates that 
even for worst case the theoretical finishing time, co^^^ lies within twice the optimal value 
co^ ,^ for unit task times. Clearly a good sfrategy for constructing feasible DMC schedules, 
this heuristic scheduling strategy can be implemented to run in 0{n\ogm) [Garey, 1978]. 
3 1-20 4 
- 0.80 + 
0.40 + 
-arbitrary precedence 
•independent taslcs 
30 40 50 
number of processors, n 
Figure 8-8: Upper bounds for CPM with unit task times. 
Taskforces with arbitiary precedence and mutually commensurate e{T^ can be 
scheduled efficiently, providing that k is restricted as Figure 8-9. Incidentally, this discipline is 
more likely to generate an optimal solution as « - > oo, for fixed m. As © approaches the lower 
limit determined by the critical-path, increasing n wiU not reduce co fiirther. 
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30 40 50 
number of processors, n 
Figure 8-9: Upper boimds for CPM with mutually commensurate task times. 
8.5 M-P Scheduling Anomalies 
It has been shown, both theoretically and in practice, that scheduling algorithms can often 
locate feasible schedules which are at odds with intuitive concepts. 
8.5.1 Idle Periods 
With preemptive disciplines, it is never beneficial to introduce idle periods on processors 
when there are tasks available for execution. This is not true with non-preemptive disciplines 
as illustrated by the taskforce of Figure 8-8 and schedules of Figure 8-9. When P2 is idle in the 
optimal schedule Sj from 2 to 4, T7 is continuously available for assignment. By disallowing 
idle periods and assigning T7 to P2 at time 2, the longer schedule S2 is obtained. 
8.5.2 List Scheduling 
In list scheduling strategies, tasks are usually scheduled in order according to some extemal 
priority scheme. Schedule length depends not only on n, but also on the priority list used. 
8.5.2.1 Overview 
The unpredictable or anomalous behaviour of list scheduling refers to those instances when 
counterintiutive increases in schedule length to are produced by: increasing the number of 
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l ) x=11 
Figure 8-10: Example taskforce to illustiate the idle time anomaly.^  
a. Here, the symbol 'x' represents the execution time of the adjacent task. 
processors in P; decreasing some of the execution times in T; relaxing some of the precedence 
constraints in <; or by using a different priority list, L. That is, efforts intended to improve the 
values of model parameters can cause an unavoidable increase in oo. 
S i 10 
1 
20 
1 
P1 T T4 
P2 T2 
P3 T3 T 7 
instruction cycles 24 
' idle time 
instruction cycles 
Figure 8-11: Schedules of the taskforce of Figure 8-8 to illusti-ate the idle time anomaly. 
8-20 
Chapter 8: Scheduling Strategies ^ Section 8.6: Conclusions 
8.5.2.2 Upper Bounds 
Graham has developed a general limit on these adverse effects by executing a set of tasks 
twice [Graham, 1976]. During the first execution tasks are characterised by the set of 
parameters { T, <, L, P, co } and during the second execution by { T , < ' , / , ' , /* , co'} such that 
every constraint of <' is also in <. The result of this general bound is: 
Eq(8-18) 
Graham has shown that this boimd is the best possible and, for instances where the 
number of processors remains the same (i.e. n = «'), the inequality has the elegant form: 
| ' < 2 - i Eq.(8-19) 
which is achieved by the variation of any one of L, T, or <. As examples exist which match 
this inequality, the upper boimd on the right-hand side cannot be improved [Graham, 1979]. 
8.5.2.3 Alternative Priority Lists 
When 3 processors are used the inequality of Equation (8-20) is never more than 5/3. Even 
utilising the worst case priority list increases the finishing-time compared with that obtamed 
using the best possible list by no more than 66.67%. This performance guarantee holds 
irrespective of the complexity of a given taskforce. No matter how carefiiUy or carelessly the 
priority list is chosen, the ratio of finishing-times is strictiy bounded by Equation (8-20). 
8.5.2.4 Reduced Execution Times 
Anomalies that result when task execution times are reduced were first discussed by Richards 
[Richards, 1960]. Results of simulations show that approximately 80% of test cases exhibit 
such irregularities. Manacher has developed an algorithm such that the completion time of a 
taskforce is not increased by reducing the execution time of any task. This is accomplished by 
adding a modest number of precedence constramts to the original ordering [Manacher, 1967]. 
8.6 Conclusions 
In this analysis, consideration has been given to some of the more prominent aspects of 
scheduling deterministic DMC taskforces. It is asstmied that taskforce precedence graphs are 
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acyclic, with no branching and that task execution times are exactiy known a priori. It should 
be noted, though, that in other DSP environments these assumptions are not necessarily valid. 
With the complexity of the DCS problem derived in Equation (8-1), the borderline 
between polynomial and iVP-complete problems is apparent. Among these are found 
important examples such as scheduling unit-length tasks with arbitrary precedence for « > 3, 
and taskforces with in-tree precedence constiaints, which have particular relevance here. 
Both SA and GA techniques require empirical tuning of implementation-specific 
factors to guarantee convergence to an optimal solution. Depending on a cooling schedule or 
recombination operators to generate feasible console schedules within a nm-time acceptable 
m the studio environment makes these stochastic disciplines somewhat impromising for DCS. 
Referring back to Figure 7-1, it is clear that the problem domain under investigation 
contains rather more inherent stmcture — e.g. precedence — than those in which general 
optimisation performs well. A* dynamic programming enables tailored heuristics, such as 
MPC, MRC, MIA and MHU developed in Section 8.3.4.4 to leverage directiy off this stmcture. 
Whereas A* can revert to exhaustive search, list scheduling forms the basis of many 
non-enumerative disciplines. This is particularly true as guaranteed upper botmds can be 
derived for many algorithms which fall into this category. Within the boimds discussed here, 
the choice of method used to generate the priority-list can make a great difference to (o. 
Intuition suggests that the best priority lists are those in which tasks on longest critical 
paths appear near the head. In that case only relatively small additions to processor usage 
would be made at the end of the schedule. Four such labelling schemes — HLN, H L E , L C N and 
L C E — are put forward in Section 8.4.3 and wil l be developed fiuther in the next chapter. 
Lack of idle time and non-preemption are responsible for the unpredictable behaviour 
of CPM scheduling. Ready processors are forced to begin the execution of relatively 
unimportant tasks: tasks that are short or involved in few precedence constiaints. Execution 
cannot be interrupted to conmience more urgent tasks that subsequentiy become available. 
By determiiting the performance ratio for an approximation algorithm, information is 
obtained which provides a usefiil and rigorously defiined quantity with which different 
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approximation algorithms can be compared. In the remainder of this thesis, the author shows 
how tailored heuristic disciplines capture the salient features of scheduling DMC taskforces. 
8.7 References 
[Aarts, 1989] Aarts E and Korst J: Simulated Annealing and Boltzmann Machines — A 
Stochastic Approach to Combinatorial Optimisation and Neural Computing, Wiley & 
Sons, 1989, ISBN 0-471-92146-7. 
[Booker, 1987] Booker L: "Improving Search in Genetic Algorithms", from Genetic 
Algorithms and Simulated Annealing, Pitman, 1987, ISBN 0268-7526. 
[Bruno, 1974] Bruno J (et al.): "Scheduling Independent Tasks to Reduce Mean Finishing 
Tmie", Communications of the ACM, Vol. 17, No. 7, pp. 382-387, July 1974. 
[Chu, 1980] Chu W W (et al.): "Task Allocation in Distributed Data Processing", IEEE 
Computer,pp. 57-69, November 1980. 
[CoflBnan, 1973] CofiBtnan E G and Deniung P J: Operating Systems Theory, Prentice-Hall, 
1973, ISBN 0-136-3786-8. 
[CofiBnan, 1976] Coflfinan E G (ed.): Computer and Job-Shop Scheduling Theory, Wiley & 
Sons, 1976, ISBN 0-471-16319-8. 
[Conway, 1967] Conway R W, Maxwell W L and Miller L W: Theory of Scheduling, 
Addison-Wesley, 1967, ISBN 0-876-26410-0. 
[Edmonds, 1965] Edmonds J: 'Taths, trees, and flowers", Canadian Journal of Mathematics, 
Vol. 17, No. 3, pp. 449-467, May 1965. 
[Efe, 1982] Efe K: "Heuristic Models of Task Assignment Scheduling in Distributed 
Systems", IEEE Computer, pp. 89-102, April 1982. 
[Ford, 1962] Ford L R and Fiilkerson D R: Flows in Networks, Rand Corporation Research 
Studies, Princeton University Press, 1962. 
[Garey, 1978] Garey M R, Graham R L and Johnson D S: "Performance Guarantees for 
Scheduling Algorithms", Operations Research, Vol. 26, No. 1, pp. 3-21, January 1978. 
[Garey, 1979] Garey M R and Johnson D S: Computers and Intractability: A Guide to the 
Theory ofNP-Completeness, W H Freeman & Company, 1979, ISBN 0-716-71044-7. 
8-23 
Chapter 8: Scheduling Strategies Section 8.7: References 
[Gaudiot, 1988] Gaudiot J L, Pi J I and Campbell M L: "Program Graph Allocation in 
Distributed Multicomputers", Parallel Computing, Vol. 7, No. 2, pp. 227-247, July 1988. 
[Gonzalez, 1978] Gonzalez T and Sahni S: 'Tlowshop and Jobshop Schedules: Complexity 
and Approximation", Operations Research, Vol. 26, No. 1, pp. 36-52, January-
February 1978. 
[Graham, 1976] Graham R L: "Bounds on the Performance of Scheduling Algorithms", from 
Computer and Job-Shop Scheduling Theory, Wiley & Sons, 1976, ISBN 0-471-16319-8. 
[Graham, 1979] Graham R L (et al.): "Optimisation and Approximation in Deterministic 
Sequencing and Scheduling: A Siuvey", from Annals of Discrete Mathematics, 
North-HoUand, 1979. 
[HUlier, 1986] Hillier F S and Lieberman G J: Introduction to Operations Research, fourth 
edition, Holden-Day, 1986, ISBN 0-816-23871-5. 
[Holland, 1975] Holland J H: Adaptation in Natural and Artificial Systems, University of 
Michigan Press, 1975, ISBN 0-262-08160-1. 
[Hu, 1961] Hu T C: 'Tarallel Sequencing and Assembly Line Problems", Operations 
Research, Vol. 9, No. 6, pp. 841-848, December 1961. 
[Johnson, 1987] Johnson D S (et al.): Optimisation by Simulated Annealing: an experimental 
evaluation, intemal report, AT&T Bell Laboratories, 1987. 
[Kaufinan, 1974] Kaufinan M T: "An Almost-Optimal Algorithm for the Assembly Line 
Scheduling Problem", IEEE Transactions on Computing, Vol. C-23, No. 11, pp. 1169-
1174, November 1974. 
[Kohler, 1975] Kohler W H: "A Preliminary Evaluation of the Critical Patii Method for 
Scheduling Tasks on Multiprocessor Systems", IEEE Transactions on Computers, 
Vol. C-24, No. 12, pp. 1235-1238, December 1975. 
[Konstantinides, 1989] Konstantinides K (et al.): "Scheduling and Task Allocation for Parallel 
Digital Signal Processing Architectures", ICASSP '89, September 1989. 
[Kirkpatrick, 1983] Kirkpatrick S, Gelatt C D and Vecchi M P: "Optimisation by Simulated 
Annealing", Science, Vol. 220, No. 4598, May 1983. 
8-24 
Chapter 8: Scheduling Strategies ^ Section 8.7: References 
[von Laarhoven, 1987] Laarhoven P J M von and Aarts E H L: Simulated Annealing: Theory 
and Applications, Reidel Publishing Company, 1987, ISBN 90-277-2513-6. 
[Lenstra, 1978] Lenstra J K and Rinnooy Kan A H G: "Complexity of Scheduling under 
Precedence Constraints", Operations Research, Vol. 26, No. 1, pp. 22-35, January-
February 1978. 
[Lo, 1988] Lo V M : "Heuristic Algorithms for Task Assignment in Distributed Systems", 
IEEE Transactions on Computers, Vol. 37, No. 11, pp. 1156-1161, November 1988. 
[Lundy, 1986] Lundy M and Mees A: "Convergence of an Annealing Algorithm", 
Mathematical Programming, Vol. 34, No. 2, pp. 111-124, February 1986. 
[Manacher, 1967] Manacher G K: "Production and Stabilisation of Real-Ume Task 
S,chQA\AQs'\ Journal of the ACM, Vol. 14, No. 3, pp. 439-465, July 1967. 
[Metropolis, 1953] Metropolis N (et al.): "Equations of State Calculations by Fast Computing 
Machines", Journal of Chemical Physics, Vol. 21, No. 5, pp. 1087-1091, May 1953. 
[Nilsson, 1982] Nilsson N J: Principles of Artificial Intelligence, Springer-Verlag, 1982, 
ISBN 0-387-11340-1. 
[Pearl, 1985] Pearl, J: Heuristics: Intelligent Search Strategies for Computer Problems 
Solving, Addison-Wesley, 1985, ISBN 0-201-05594-5. 
[Richards, 1960] Richards P: Timing Properties of Multiprocessor Systems, Technical Report, 
TD-B60-27, Technical Operations Lie, Burlington, Mass., USA, 1960 
[Sinclair, 1987] Sinclair J B: "EfBcient Computation of Optimal Assignments for Distributed 
Tasks", Journal of Parallel and Distributed Computing, Vol. 4, No. 2, pp. 342-362, 
April 1987. 
[Stone, 1973] Stone H S and Fuller S H: "On tiie Near-Optimality of the Shortest-Latency-
First Drum Scheduling Discipline", Communications of the ACM, Vol. 16, No. 2, pp. 352-
353, March 1973. 
[Thesen, 1978] ThesenA: Computer Methods in Operations Research, Academic PTQSS, 1978. 
8-25 
Chapter 9 
DCS Research Framework 
Details are given of the framework developed by the author to support the investigation of 
taskforce scheduling disciplines. Major features of the DCS engine are examined and results 
reported to illustrate the application of A* and CPM disciplines to digital mixing products. 
9.1 Software Environment 
In order to research scheduling algorithms in the DMC problem domain, a software 
environment has been developed specifically to harness the DCS deliverable. Incidentally, the 
methodology used here retains much of the philosophy developed at SSL for the 01 console. 
taskforce 
schematic 
netlist 
description 
allocate DMC 
taskforce onto 
M-P architecture engine 
algorithm 
descriptions, 
topology 
description 
allocation 
description 
connectivity of 
ASP algorithms 
library of ASP 
algorithms 
taskforce 
simulation 
propagate signals 
through taskforce 
architecture 
simulation 
/ 
/ propagate signals 
/ through architecture 
compare 
Figure 9-1: Block diagram of DCS research framework. 
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9.1.1 Hierarchical Console Design 
A schematic is created from symbols forming its internal, fimctional description. The part also 
has a symbolic description, which represents its extemal appearance. The symbol is a box, or 
other appropriate shape, with input and output links as required by the schematic. Symbolic 
descriptions may be placed, or 'instanced', into any schematic higher up the DMC hierarchy. 
Hierarchical design techniques lead to a clear, well-structured constructs. They 
facilitate 'top-down' design, starting with the overall fimctional requirement and adding detaU 
as the design develops. A properly structured design ensures that common ASP tasks are 
debugged in isolation and entered only once, thus simplifying product development. 
9.1.2 Graphics Capture 
As illustrated in Figure 9-1, a hierarchical graphics-capture package has been employed to 
enable console taskforces to be entered as schematic diagrams. For example, an EQ section 
may be treated as a block in a symbol — such as a channel strip, and may itself be a network 
of ASP tasks — such as low, high, and mid-frequency sections (see Section 2.2.3). 
1 n s t r u c t J o n - c y c 1 e s 
memor^y_ words = 3 
Figure 9-2: Symbol representing a 2-input bus-configured mix task. 
In the same manner, the description of the target hardware may be generated via 
graphics-capture. To this end, a library of schematic primitives has been assembled as 
illusfrated in Figures 9-2 & 9-3. Any DMC taskforce or M-P architecture that can be realised 
with primitives provided by the console manufacturer may be prepared for scheduling. 
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DSP5G001 
I SCI SSI 
I DATA 
J n s - t r u c t 1 o n _ c y c 1 e s = 281 
m e m o r y - w o r d s = 8k 
a n a 1 o g u e . 1 n p u t s - 2 . 
a n a I O Q u e _ o u t p u - t s = 2 
d i g i t a l _ i n p u t s = 0 
d j Q i t o l - o u t p u t s = 0 
Figure 9-3: Symbol representing/fFM/P^" Motorola DSP56001 module. 
9.1.3 Behavioural Models 
Behavioural models have been created in the H E L I X simulation language for each of the 
primitives in the DMC library. As shown in Figure 9-4, symbol attributes mdicating resource 
requirements can be passed as parameters to these models. Of course, this approach could be 
extended to ASP in order to replace the trace routines currently used for debugging purposes. 
As shown in Figure 9-5, a bi-quad kernel requires 14 instruction cycles, 7 words of 
P-space for code storage, and a further 10 of D-space for filter coefficients. A 27 MHz 
DSP56001 provides 281 instruction cycles per 48 kHz sample period, up to 192K words of P 
and D RAM, and can support 4 analogue or direct digital input-output ports [Motorola, 1989]. 
9.1.4 Taskforce Simulation 
A data-flow simulator can be generated from behavioural models of the console ASP tasks, in 
accordance with the structure present in the taskforce schematic [Linton, 1991]. Two types of 
simulation can then be performed: symbolic, to verify the connectivity of the ASP algorithms 
in the DMC taskforce; and timed, to obtain an ideal lower bound on the schedule length. 
Such taskforce simulation was employed in the early stages of this research to verify 
the operation of the scheduling algorithms investigated in this thesis. A similar approach has 
been used to test the three IPC schemes supported by the predicates sch non cor (...) and 
sch ins ipc ( i p c , . . . ) , described in detail later m this chapter in Section 9.2.3.1. 
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MODULE TkfBhv; 
USE E x t e r n a l Modules; 
NETTYPE audiobuB = RECORD 
audio : b i t s 2 4 ; 
t r a c e : P t r T o S t r i n g ; 
END; 
(* 
TASKTYPE Mix( i n s t r u c t i o n _ c y c l e E 
memory_words 
: i n t e g e r ; (* a t t r i b u t e s p a s s e d from... *) 
i n t e g e r ) ; (* ...graphics c a p t u r e symbol *} 
INWARD 
i p l , ip2 
OUTWARD 
op 
VAR 
TaskName 
TaskNum 
working 
audiobus; 
audiobus; 
B t r i n g 2 0; 
i n t e g e r ; 
audiobuB; 
(* I n i t i a l i s a t i o n Code *) 
(* S i m u l a t i o n Code *) 
BEGIN 
I F I n i t i a l i s a t i o n P h a s e THEN BEGIN 
NEW( o p . t r a c e ) ; 
op.audio := 0; 
o p . t r a c e * := ""; 
END 
ELSE BEGIN 
I d e n t i f y T a s k ( TaekName, TaskNumber); 
E n a b l e l n p u t A c t i v a t i o n T e s t ( i p l ) ; 
E n a b l e l n p u t A c t i v a t i o n T e s t { i p 2 } ; 
REPEAT 
(* main body of b e h a v i o u r a l model *) 
WAITFOR I n p u t A c t i v a t i o n ( i p l ) AND I n p u t A c t i v a t i o n ( ip2) 
CHECK i p l , i p 2 ; 
working.audio := new sample v a l u e ; 
UpdateTrace( TaskName, i p l . t r a c e , i p 2 . t r a c e , w o r k i n g . t r a c e ) ; 
ASSIGN working TO op DELAY i n s t r u c t i o n _ c y c l e B ; 
UNTIL FALSE; (* UNTIL s i m u l a t i o n ends *) 
END; (» ELSE *) 
END; (* Mix •) 
behavioural models f o r other taskforoe primitives 
Figure 9-4: Module of H E L I X behavioural models for DMC taskforce primitives. 
9.1.5 Preliminary Results 
As an example of inital investigations, the DMC taskforce shown in Figure 9-6 can be 
executed sequentially such that ©^^^ = 136. With a critical path length co^ ^ of 62 cycles, this 
4:1 console can be allocated optimally onto 4-DSPs as Figure 9-7. Mean processor eflBciency 
is 54.85% although remains unallocated throughout. While both A* and CPM disciplines 
produce an optimal schedtile, A* requires 4-times the run-time of the latter method. 
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F u n c t i o n : BIQUAD 
F i v e - c o e f f i c i e n t second-order c a n o n i c a l biquad f i l t e r , 
as p e r E q u a t i o n { 3 - 7 } , p. 3-9 
Resource r e q u i r e m e n t s : 
i n s t r u c t i o n c y c l e s - 15 c y c l e s 
P memory - 2 5 words 
X-data memory - 5 words 
Y- d a t a memory - 4 words 
BIQUAD\ 
MACRO i n p u t , o u t p u t , c o e f f s 
r e s e r v e Y-data memory f o r i n p u t and output s t a t e s 
_ i n p u t s 
^ o u t p u t s 
yh: 
DS 
DS 
2 p r e v i o u s i n p u t s t a t e s 
2 p r e v i o u s output s t a t e s 
i n i t i a l i s e p o i n t e r and modulo r e g i s t e r s 
move 
move 
move 
move 
move 
move 
S c c e f f E , r O 
#0004,mO 
**_inputs, r4 
#00 01,m4 
ii_ o u t p u t s , r5 
#0001,m5 
perform biquad k e r n e l 
b iquad move 
mpy 
mac 
mac 
mac 
macr 
i n p u t , y l 
xO , y l , a 
xO , yO , a 
xO , yO , a 
xO , yO , a 
xO , yO , a 
(rO) + , xO 
(rO) +, xO 
(rO) + , xO 
(rO)+,xO 
(rO) +, xO 
y;(r4)+,yO 
y : (r4) , yO 
y:(r5)+,yO 
y: (r5) , yO 
y l , y: (r4) 
move a , o u t p u t , y : ( r S ) 
ENDM ; BIQUAD 
Figure 9-5: DSP56001 assembly code for DMC EQ biquad kernel. 
9.2 Digital Console Scheduler 
As shown in Figure 9-1, a digital console scheduler is required in order to allocate a DMC 
taskforce of m tasks onto a M-P hardware architecture comprising n processors. Here, the 
predicate hierarchy of the DCiS" engine is described in relation to supported menu options. ^ 
9.2.1 Overview 
In this overview, the implementation of DCS is described together with the specification of the 
computer system used in this thesis. Database encoding schemes are also presented. 
1. The reader should consult Appendix D for a complete listing of the DCS Prolog source. 
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ch1 ch2 ch3 ch4 
aud 0 flow 
HighMlcl(15) 
LowMid(15) 
HighFreq(12) 
CompLjm(25) HighPass(IO) 
ExpGat LowFreq(12) LowPass(IO) 
T 9 I Mix_1(4) Tin) Mix_2(4) 
T u f Mix_3(4) 
output 
Figure 9-6: Example 4-input:I-output console taskforce. 
instruction cydes 
• = idle time 
Figure 9-7: Optimal allocation of example taskforce of Figure 9-6. 
9.2.1.1 Implementation 
The scheduling algorithms outlined in the following pages have been coded in Boiland's 
Turbo Prolog, with executables running on a 66 MHz Pentimn with 16 Mb RAM. As a 
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compiled P r o l o g , this implementation proves efficient though it should be noted that the 
code generator targets the 80286. No advantage is taken of the '586 enhanced instruction set. 
As revealed in Section 7.1, the DMC taskforce consists of ASP tasks with execution 
times known a priori and precedence constraints — represented here as nets in a schematic. 
The Turbo Prolog Toolset, which provides facilities similar to UNIX lex and yacc utilities, 
has been used to parse the BNF netlists produced by the SilvarLisco tools into clauses. 
9.2.1.2 Database Encoding 
As examined in Section 8.1.3, any 'reasonable' encoding scheme ensures that polynomial-
time complexity can be maintained. Within the internal Prolog database, the taskforce is 
represented using the data model detailed in Table 9-1. After the database is consulted, these 
structures are resolved into the internal DCS representation described in dcs g l b . pub. 
Description Domain^ 
task task(d_tsk_nam, d t s k typ) 
task type t a s k t y p e { d _ t s k _ t y p , d_tsk_exe, d_tsk_inp, d tsk out) 
net net(d_net_nam, d_net_inp, d_net_out) 
Table 9-1: internal database representation of DMC taskforces. 
a. The prefix d_ indicates that the corresponding symbol is a user-defined domain name. 
For efficiency reasons, non-numeric domains are represented as symbols, where 
possible. Note that d_net_inp is a P r o l o g symbol whereas d_net_out is a d_sym_lst, 
as free-grouping enables a DMC channel to operate as a broadcast signal path. Similarly, the 
homogeneous M-P architectures employed in this thesis are denoted as shovm in Table 9-2. 
Description Domain 
processor proc(d_pro_nam, d_pro_typ) 
processor type proctype(d_pro_typ, d pro exe) 
Table 9-2: DC^ internal database representation of M-P architectures. 
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9.2.2 Scheduling Strategies 
The three distinct algorithms developed as part of this research project are reviewed in the 
following sections. For example, selecting CPM from the scheduling strategy menu causes 
DCS to employ a critical-path list-scheduling discipline to schedule the DMC taskforce. 
9.2.2.1 Critical-Path Method 
Choosing CPM initiates a list scheduling algorithm developed from the work reported in 
Section 8.4.1 and detailed as pseudo-code in Figure 9-8. cpm bgn a l g (ipc , L b l , . . .) 
calls u t l _ l b l _ t k f ( L b l , . . .) to label the taskforce using the Lbl strategy.^ Using a 
quick-sort method, u t l _ s r t _ p r l (...) produces a priority list ordered by non-increasing 
level. As Table D-1 indicates, this implementation supports five static labelling schemes. 
// DCS CPM s c h e d u l i n g a l g o r i t h m 
cpm_bgn_alg(...) 
{ 
// l a b e l t a s k f o r c e 
i n i t i a l i s e l e v e l s to z e r o ; 
c u r r e n t _ t a s k = r o o t t a s k ; 
w h i l e ( ' e n t i r e t a e k f o r c e t r a v e r s e d ) 
{ 
// c a l c u l a t e HLE l a b e l 
s e l e c t n e x t _ t a s k ; 
n e w _ l e v e l = c u r r e n t _ t a s k . l e v e l + n 6 x t _ t a s k . e x e c u t i o n _ t i m e ; 
// update t a s k l e v e l 
i f ( n e w _ l e v e l > n e x t _ t a s k . l e v e l ) 
n e x t _ t a s k . l e v e l = n e w _ l e v e l ; 
} 
// c r e a t e p r i o r i t y l i s t 
q u i c k - s o r t t a B ) c - l i s t by n o n - i n c r e a s i n g l e v e l ; 
// s c h e d u l e t a s k f o r c e 
w h i l e ( p r i o r i t y l i s t != [] ) 
{ 
// s e l e c t t a s k w i t h no u n f i n i s h e d p r e d e c e B s o r s 
w h i l e ( t a s k has u n f i n i s h e d p r e d e c e s s o r s ) 
s e l e c t n e x t t a s k from p r i o r i t y l i s t ; 
// s c h e d u l e r e a d y t a s k on a v a i l a b l e p r o c e s s o r 
i f ( a v a i l a b l e p r o c e s s o r has s u f f i c i e n t r e s o u r c e s ) 
s c h e d u l e t a s k on t h i s p r o c e s s o r ; 
} 
} 
Figure 9-8: Pseudo-code of DCS CPM algorithm, using the H L E labelling scheme. 
9.2.2.2 Dynamic List Scheduling 
dyn_bgn_alg(ipc, L b l , Dyn, ...) extends CPM by dynamically re-labeUing the 
taskforce after each scheduling step. In order to store the dynamic levels of ready-task. 
1. As a callee of u t l _ l b l _ t f k ( . . . ) , u t l _ c n v _ l v l (...) converts co-levels to pseudo-levels via a^^. 
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available-processor combinations, dyn i n i ^ e d b () initialises a 4-th order B-tree in EMS. 
dyn cre schdpc, Dyn, . . .) interrogates the B-tree and schedules tasks accordingly. 
As dynamic labelling schemes are the subject of Chapter 10, they are not detailed tiirther here. 
9.2.2.3 A* Search 
To initialise the search-tree, ast i n i t r e (...) creates a EMS-resident B-tree with a 'null' 
root node, a s t e x p t r e (Ipc, Hrt, . . .) generates all successors n of the cheapest live 
node bound by ast chp l i v (...), computes h{n) and inserts n in order of non-decreasing 
cost. I f ast_gol_nod (...) locates a goal node which satisfies Equation (8-5), AST 
completes. Otherwise u t l _ r e p _ e a t () generates an infinite supply of backtiacking points. 
9.2.3 Control Parameters 
During operation DMC taskforce and M-P architecture are selected via BGI Ust boxes. DCS 
control parameters are chosen from the modeless menu structure presented in Table D-1. 
9.2.3.1 IPC Mechanism 
The work in Section 7.4 indicates that several IPC mechanisms are relevant here, 
i n f get ipc (...) accepts user input and i n f _ v l d _ i p c (...) validates the menu item 
against known IPC schemes. The option chosen is passed as xxx bgn a l g (i p c , . . . ) . 
• FWE — fully overlapped with execution 
Calling sch_ins_ipc (Ipc, . . .) with ipc bound to s ipc f we schedules multiple IPC 
messages fiiUy-overlapped with task execution as described in detail in Section 7.4.5.3.^ 
• NSL — non-overlapped, single link 
Applying sch ins ipc (Ipc, . . .) with ipc bound to s ipc n s l assumes one IPC link 
and a transport mechanism that cannot overlap with task execution (see Section 7.4.2.2). 
• NML — non-overlapped, multiple links 
s c h i n s i p c ( s i p c n m l , . . .) facilitates multiple IPC channels but, as advanced in 
Section 7.4.5.1, concurrent computation and communication is not supported in this rastance. 
1. The prefix s_ denotes the corresponding string as a Z^C^ internal symbol. 
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9.2.3.2 Static Labelling Scheme 
DCS supports the fom static labelling schemes described in Section 8.4.3, in addition to a 
random strategy, i n f get l b l (...) accepts user input and i n f v l d l b l (...) validates 
the menu item. The labelling scheme is passed to CPM as cpm_bgn_alg {ipc, L b l , . . . ) . 
• H L N — highest levels first, no estimated times 
Calling u t l _ l b l _ t k f (s l b l h l n , . . .) with L b l bound to s l b l h l n assigns levels 
using u t l l b l a l l ( L b l , . . .) which assumes all tasks have identical execution time. 
• HLE — highest levels first, estimated times 
Conventional CPM as described in Section 8.4.1 corresponds to u t l l b l t k f (Lbl, . . .) 
with L b l bound to s _ l b l _ h l e which is subsequentiy passed to u t l l b l a l l ( L b l , . . . ) . 
• LCN — lowest co-levels first, no estimated times 
Defiiung task co-level as measured from the entry rather than exit task, 
u t l l b l t k f (s l b l l c n , . . .) gives a task with small co-level high priority. 
• L C E — lowest co-levels first, estimated times 
u t l _ l b l _ t k f ( s _ l b l _ l c e , ...) applies the lowest co-level concept using 
u t l _ l b l _ a l l ( s _ l b l _ l c e , . . .) which estimates task times using u t l _ e s t _ e x e (. . . ) . 
• RND — random 
u t l _ l b l _ t k f ( L b l , . . .) with L b l boimd to s _ l b l _ r n d assigns arbitrary task labels, 
calling u t l _ i n i _ l v i ( s _ i n i rnd) to irtitialise levels randomly in the range 0 to 100. 
9.2.3.3 Dynamic Labelling Scheme 
dyn bgn a l g (Ipc, L b l , Dyn, . . .) iiutiates the DYN scheduling algorithm with both 
static and dynamic taskforce labelling schemes, i n f get dyn (...) accepts user input and 
i n f _ v i d _ d y n (...) validates the choice against known DCiS'dynamic-labelling schemes. 
• NON — none 
NON is essentially a conventional statically-labelled CPM scheme, employing 
dyn ins d l s (s dyn non, . . .) to insert static levels into the DYN priority mechanism. 
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• PRO — select available processor first 
dyn_ins_dls (Dyn, . . . ) with Dyn bound to s_dyn_pro inserts djmamic levels for all 
ready tasks T^ using the available processor P^ with smallest partial finishing-time. 
• TSK — select ready task first 
dyn_ins_dls {s_dyn_tsk, . . .) generates d3Tiamic levels for the ready task T^ which 
has the highest static level for all available processors P^ in the partial schedule. 
• ALL — all combinations 
With Dyn bound to s_dyn_all, dyn_ins_dls (Dyn, . . .) inserts dynamic levels for all 
T^ and P^. dyn_sch_nxt (...) schedules T^ on P^ such that dynamic level is maximised . 
9.2.3.4 Heuristic Underestimate 
Four heuristics admissible in the DMC problem domain have been described in Section 8.3.4. 
i n f g e t _ h r t (...) accepts user input and i n f v l d h r t (...) validates the menu item 
chosen. The heuristic underestimate is passed to AST as ast_bgn_alg (i p c , Hrt, . . . ) . 
• NON — none 
Calling a s t _ h r t _ v a l (Hrt, . . .) with Hrt bound to s_hrt_non simply returns zero, 
corresponding to no heuristic underestimate or 0(n'") enumeration of all feasible solutions. 
• MPC — minimum processor cost 
a s t _ h r t _ v a l ( s h r t m p c , Ipc, ...) estimates the finishing time of the partial 
schedule via ast_mpc_hrt (Ipc, . . .) which relaxes aU the constraints of Section 7.1.3. 
• MIA — minimum independent assignment 
a s t _ h r t _ v a l (s_hrt_mia, Ipc, . . . ) calls ast_mia_hrt (Ipc, . . . ) which ignores 
all imscheduled tasks but includes IPC with all non-coresident (NCR) tasks already assigned. 
• MRC — maximum remaining critical-path 
CO for the remaining critical-path for the most recentiy assigned task on each PE is evaluated 
by a s t _ h r t _ v a l (s_hrt_mrc, Ipc, . . .) through calling ast_mrc_hrt (Ipc, . . . ) . 
• MHU — maximum heuristic underestimate 
As MPC, MRC and MIA must all satisfy Equation (8-5), a s t _ h r t _ v a l (s_hrt_mhu, . . .) 
gives MHU by calculating all heuristics simultaneously and binding to the maximum value. 
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9.2.4 Scheduler Outputs 
As well as displaying a textual description of the DMC schedule, including idle periods and 
IPC transfers, DCS also supports console taskforce and M-P architecture analysis. 
9.2.4.1 Pre-Schedule Statistics 
Using l s t _ n u n i _ e l m (...) on the task-list, precedence-list and processor-list created from 
internal database facts provides the nimiber of tasks m, precedence relations and processors n, 
respectively. In order to quantify the distribution of task granularity, c l c _ t s k _ g r n ( . . .) 
determines the minimum^ maximimi and average granularity of tasks in the DMC taskforce. 
Sequential schedule length co^ ^^  is calculated in c l c s e q _ s c h ( . . .) by simply 
summing all task execution times, c l c c r t p t h (...) determines the critical path co^ ^ by 
temporarily labeUing the taskforce using HLE. Taskforce parallelism, defined as (o^^^/co^^, 
acts as lower bound on n required to minimise the schedule length, co^ ^^  1 
9.2.4.2 Pre-Schedule Checks 
In the DCS implementation presented in this thesis, three separate indicators are used to 
establish that the DMC taskforce can be scheduled on the selected M-P architecture. Firstly, 
i n f _ g r n _ t s t (...) recursively determines i f all the ASP tasks in the DMC taskforce have 
execution times strictiy less than the processing resource supplied by each of the M-P PEs. 
i n f _ f i t _ t s t (...) binds to S t s t _ p a s i f the hardware resource capacity given by 
c l c _ h d w _ r s c (...) is greater than the sequential schedule w^^^ or s _ t s t _ f a i otherwise. 
Finally, i n f _ c t p _ t s t (...) employs c l c _ c r t _ p t h ( . . .) to ascertain i f the critical path 
inherent in the DMC taskforce is less than the processing resource supplied by each PE. 
9.2.4.3 Post-Schedule Statistics 
Post-schedule statistics are sent to the default output device using the w r i _ p s t _ s t t (...) 
predicate. c l c _ r u n _ t i m (...) calculates algorithm run-time by retracting internal database 
facts which log system time prior to DCS execution and on termination. Schedule length co^ ^^  
is obtained from the completed schedule — the processor-list — by c l e f i n t i m ( . . . ) . 
CO 
1. Normalised taskforce parallelism, represented in this thesis by n, must therefore be defined as . 
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To calculate speed-up, c l c _ t s k _ s p d (. . .) uses clc_seq_sch( . . .) described in 
Section 9.2.4.1 to determine o^^^ with co^ ^^  obtained as above, c l c t h r put (. . .) 
evaluates through-put as the number of ASP tasks computed per sample period. Following the 
work on efficiency, c l c _ p r o _ u t l (...) determines processor utilisation as Section 7.3.3. 
9.3 Performance of AST 
Here, DCS is used to compare the four admissible underestimates defined in Section 8.3.4.4. 
A homogeneous 2-DSP56001 target and fiilly-overlapped ( F W E ) IPC help determine which of 
these application-specific heuristics may form the basis of eflBcient approximation algorithms. 
9.3.1 Time & Space Complexity 
As discussed previously in Section 8.1.4, the DCS problem can be solved through exhaustive 
enumeration of all feasible schedules. Equation (8-1) indicates that this scheme is 0{n"') and 
thus prohibitive for relatively small instances. In order to gauge time complexity, the principal 
performance metric employed here is the run-time t required to produce an optimal schedule. 
Comparisons on this basis alone, however, are biased against MHU since this heuristic 
requires rather more computation than the individual underestimates also considered in this 
survey. As a result, the number of state-space nodes s generated by each heuristic is recorded 
since the ability to prune the search tree gives a strong indication of true space complexity. 
9.3.2 Algorithm Run-Time 
Table 9-3 details AST algorithm run-time for taskforces based on traditional mix-buses. While 
MRC results in the shortest run-time, relative performance is more visible on log-log axes. 
9.3.2.1 Bus-Configured Taskforces 
From Figure 9-9, it is apparent that MPC performs littie better than no heuristic underestimate 
(i.e. NON) for bus-oriented taskforces. Referring back to Equation (8-5), this behaviour is 
explained by the fact that, in calculating MPC, the remaining unscheduled tasks are simply 
apportioned across the M-P. As all the constraints of Section 7.1.3 are ignored, h{n)« h*{n). 
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channels ' NON MPC MIA MRC MHU 
4 0:00:00.06 0:00:00.06 0:00:00.06 0:00:00.06 0:00:00.06 
8 0:02:27.91 0:01:34.27 0:00:00.11 0:00:00.09 0:00:00.08 
12 1:54:23.00 0:48:14.10 0:00:00.93 0:00:00.16 0:00:00.22 
16 17:59:50.86 6:04:21.00 0:00:11.04 0:00:00.28 0:00:00.50 
24 — — 0:02:15.01 0:00:01.16 0:00:01.70 
32 — — 0:09:54.52 0:00:03.19 0:00:04.50 
40 — — 0:22:36.66 0:00:07.69 0:00:10.38 
48 — — 0:54:17.63 0:00:15.10 0:00:20.16 
56 — — 1:28:47.38 0:00:26.47 0:00:34.88 
64 — — 2:24:00.00 0:00:46.19 0:00:59.98 
Table 9-3: DCS run-time using AST-FWE to schedule bus-type taskforces. 
0.50 
0.00 • 
— ^ N O N 
- • - MPC 
- • * - M I A 
- « - M R C 
- o - M H U 
logic) 
Figure 9-9: AST-FWE run-time for bus-type taskforces on a 2-DSP M-P. 
While MIA iititially appears attractive, this scheme degenerates towards an 
enumerative process as the number of channels c is increased. Rather better results are 
reported for MRC and the combined MHU strategy. MHU lies approximately 3.35% above MRC 
due to the calculation of MPC, MIA and MRC heuristics for each node in the search-space. 
9-14 
Chapter 9: DCS Research Framework Section 9.3.3: State-Space Complexity 
9.3.2.2 Tree-Configured Taskforces 
Very few results can actually be produced for taskforces with mix-tree structures as shown in 
Figure 9-10. In fact, AST without any heiuistic underestimate^ does not complete with 
24:00:00.00 for an 8-channel console. While MRC is reasonably efl5cient in this context, MIA 
generates optimal schedules in less time for 2 of the 3 cases reported here. With the loose 
precedence constraints inherent in trees, a combined approach seems to be most effective. 
0, 
0.00 
0.70 0.90 1.50 1.70 
/ .• • 
/ > / 
—t— NON 
— m — MPC 
- - * - MIA 
- - MRC 
— o — MHU 
loglcl 
Figure 9-10: AST-FWE run-time for tree-type taskforces on a 2-DSP M-P. 
9.3.3 State-Space Complexity 
While algorithm run-time is one method of comparison, this approach favours those heuristics 
which are simple to enumerate. Here, they are compared in terms of state-space complexity. 
9.3.3.1 Bus-Configured Taskforces 
As the results displayed in Figure 9-11 show, the behavioiw of the AST heuristics in DCS are 
markedly different when considered in terms of state-space complexity. Although MIA reveals 
similar unfavourable behaviour as before, MRC and MHU generate exactly the same number of 
nodes. Both limit state-space expansion equally well when scheduling bus-type taskforces. 
Evidently the computation of ast h r t v a l (.. .) to evaluate Equation (8-9) is 
directly responsible for the difference in run-times noted in Section 9.3.2.2. NON and MPC 
I. In effect, an uninformed search based on dynamic programming. 
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Figure 9-11: AST-FWE state-space for bus-type taskforces on a 2-DSP M-P. 
generate in the order of 10^ nodes to schedule 16-channel consoles on the 2-PE architecture 
used here, though the rate of increase is notably less than that apparent in Figure 9-9. 
9.3.3.2 Tree-Configured Taskforces 
Limited results can be produced using AST to schedule taskforces based on tree configurations 
yet trends similar to those reported in Section 9.3.2.2 are observed. However, instead of MIA 
lying 9.09% above MHU for logc = 1.08 as shown in Figure 9-12, both heiuistics generate 
the same number of nodes. While not completely conclusive, these results suggest that a 
judicious combination of MIA and MRC may lead to an effective non-enumerative procedure. 
9.4 Performance of CPM 
Results are reported and compared for the labelling schemes developed in Section 8.4.3, for 
instances where all IPC is fiilly overlapped with task execution — FWE. The objective here is 
to ascertain which of these static schemes prove most suited to the DMC problem domain. 
9.4.1 Algorithm Run-Time 
Since console taskforces may vary between linear constructs and tree-based structures with a 
high degree of inherent parallelism, DCS run-time is reported for both ends of this spectrum. 
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Figure 9-12: AST-FWE state-space for tree-type taskforces on a 2-DSP M-P. 
9.4.1.1 Bus-Configured Taskforces 
As illustrated in Figure 9-13, random labelling (RND) proves as effective as any of the 'true' 
labelling schemes. This rather anomalous behaviour is explained by the very nature of the 
CPM algorithm. Since the conventional mix-bus is heavUy constrained by precedence, only 
one task is ready at each scheduling step. No advantage is gained by ordering the priority list 
in advance using u t l _ s r t _ p r l ( . . . ) : this process simply adds to computation overhead. 
0 1 : 2 6 . 4 0 
01 :17 .76 
0 1 : 0 9 . 1 2 
01 :00 .48 
00 :51 .84 
i 0 0 : 4 3 . 2 0 
00 :34 .56 
00 :25 .92 
00 :17 .28 + 
00 :08 .64 
00 :00 .00 
- ^ H L N 
HLE 
• * - L C N 
• « - L C E 
• o - R N D 
30 40 50 
numb er of c h a n n e l s , c 
Figure 9-13: CPM-FWE run-time for bus-type taskforces on an 8-DSP M-P 
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HLN and L C N are slightly disparate due to the conversion of task co-levels in 
u t l _ c n v _ l v l ( . . . ) . H L E and L C E extend run-time further as retrieving e(r.) requires 0{m) 
database queries. Figure 9-14 re-considers these results from a log-log perspective. Ignoring 
implementation issues, log/ is linear with product-moment correlation > 0.99925. I f c 
represents the nxmiber of channels, linear regression gives: log/j^g = 3.866 logc - 10.07. 
0.50 
0 .00 -
— • — H L N 
- • » - HLE 
LCN 
- « - L C E 
- o - RNO 
l o g l c l 
Figure 9-14: CPM-FWE log ( 0 for bus-type taskforces on an 8-DSP M-P 
9.4.1.2 Tree-Configured Taskforces 
Repeating this analysis using taskforces configured with mix-trees results in rather different 
behaviour, however. From Figure 9-15, it is evident that H L E is extremely effective 
particularly when compared with HLN and RND schemes. Replotting these experimental 
results on log-log axes yields piece-wise linear characteristics for the H L E strategy alone. 
With L C E and L C N requiring run-times on average 24.15% higher than HLE, the 
ordering of decreasing performance — H L E , L C N , L C E , HLN, RND — is evident. Clearly, the 
additional 0{m) oveihead involved in estimating task execution in u t l _ e s t _ e x e ( . . . ) 
returns manifest benefits when task priority is not totally constrained by precedence. 
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p 00 :02 .59 
0 0 : 0 0 . 0 0 
30 40 
n u m b e r of c h a n n e l s , c 
— ^ H L N 
HLE 
- L C N 
- • x - L C E 
- o - R N D 
Figure 9-15: CPM-FWE run-time for tree-type taskforces on an 8-DSP M-P. 
9.4.2 Schedule Length 
Calculating the ratio of schedule co^ ^^  to critical path length ©^^ for a range of (normalised) 
taskforce parallelism n gives the results presented in Figure 9-16. While K « 1, the ideal 
schedule length co^ ^ is achieved, but as TI -> 1, co^ ^^  increases linearly with n. This linear 
relationship is maintained until n > 1.55, when the different schemes start to diverge. 
0.00 
1.00 1.50 2 .00 
t a s k f o r c e para l le l ism, n 
2.50 
— • — H L N 
- • » - HLE 
• • * - L C N 
- » - L C E 
- o - R N D 
Figure 9-16: CPM-FWE co , for tree-type taskforces on an 8-DSP M-P 
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H L E consistently returns the shortest cp^ ^^  as n increases, surpassing RND by at least 
6.86% for n > 1.55. Interestingly the behavioiu- of LCN is rather erratic, matching HLE for 
some values of 7i and yet identical to L C E for n = 2.29. Not surprisingly, RND is the worst 
strategy for minimising to^^^ when DMC taskforces contain partial precedence constraints. 
9.4.3 Speed-Up 
From the speed-up characteristics presented in Figure 9-17, it is plain that HLE returns the best 
performance imder this metric. While HLE is close to linear for small n, it is ultimately 
constrained by co^ ^ as n is scaled for the 64-channel taskforce employed here. LCN yields 
identical perfonnance for « < 12 and « > 40, though drops to 93.78% of HLE when n = 40. 
HLN 
- • . - H L E 
• * - L C N 
• ^ • L C E 
• o - R N D 
30 40 
n u m b e r of p r o c e s s o r s , n 
Figure 9-17: CPM-FWE speed-up for tree-type taskforces. 
HLN lies below H L E throughout and falls to the level of L C E and RND for « = 24. RND 
is the least suitable labelling scheme for maximising speed-up using CPM, except for n = 32 
and n ^ 40 when L C E lies 5.26% and 2.50% below RND respectively. Although all five 
strategies converge when n = 56, L C E is as much as 12.20% beneath H L E for n = 32. 
9.4.4 Scaled Speed-Up 
As shown in Figure 9-18, the scaled speed-up measurements fall within one standard 
deviation for all n. While there is little to separate HLN, LCN and L C E , it is evident that HLE is 
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again the best technique considered in this investigation. RND is typically the worst strategy, 
confirming the advantage of tailored labelling techniques. In fact, the characteristic obtained 
with H L E is up to 21.05% higher than RND for problem instances where « < 48. 
12 .00 
6 .00 
2 .00 
— • — H L N 
- • - H L E 
• • • • L C N 
- . - • L C E 
- • o - R N D 
30 40 50 
n u m b e r of p r o c e s s o r s , n 
Figure 9-18: CPM-FWE scaled speed-up for tree-type taskforces. 
9.5 Conclusions 
Aspects of the DCS research fi-amework are appropriate to both console design and studio 
operation. Block-diagram schematics naturally promote the reuse of ASP code and processing 
hardware, and intuitively describe console layout. Instead of requiring partitioning prior to 
allocation, LGDF schematics are implicitly partitioned at the level of the ASP task. 
The SilvarLisco suite has proved convenient for entering data-flow DMC schematics 
and simulating their behaviour. A parser, translating H E L I X netlists into P r o l o g clauses, has 
been written using the Turbo Prolog Toolbox. ^  Similar netlist manipulation is employed in the 
design phase to convert M-P architecture schematics assembled from hardware symbols. 
Li the production environment, users need not be aware of architectural details or even 
the nxmiber of DSPs. While not a central aspect of this thesis, behaviour models developed in 
I. NIL, the Netlist Translation Tool. 
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a regular simulation language have enabled the author to test AST, CPM and DYN algorithms, 
as well as validate the declarative implementation of NSL, NML and FWE IPC mechanisms. 
Intemally, the DCS engine retains the current state of the partial schedule together with 
a list of unscheduled tasks. The scheduler predicate hierarchy is described in Section 9.2 fiom 
the user's perspective, with reference to the Prolog source included as Appendix D. I f netlist 
output is supplied, DCS can be interfaced with any schematic-capture package. 
Foiu" admissible application-specific heuristics are investigated by comparing the run-
time required to obtain an optimal allocation and by observing their ability to prune the A* 
search-space. Experience shows that the MRC heuristic is most effective at the start of the 
scheduling process, with MPC & M L \ provmg more effective as the schedule nears completion. 
While MPC may be effective towards the end of the process, this underestimate readily 
causes AST to revert to exhaustive search. Rather better results are reported for MRC and the 
combined MHU strategy. Although both generate comparable search-spaces, MHU requires 
significant run-time uplift as three separate h{n) must be determined for each new node n. 
One aim of this study was to determine i f the additional complexity of M L \ is justified 
by a significant reduction in the size of the search-space s. With tree-configured taskforces, 
ML^ has a definite run-time advantage over MRC as co^ ^ « co^^ ,^ and h{n) « h*{n) for MRC as a 
result. Both heuristics limit state-space expansion equally well as co^ ^ -> co^^ .^ 
MIA reduces the size of the state-space search tree to such a degree when compared to 
MPC that the additional overhead involved in generating nodes is not significant. Whereas, 
M L \ it is more complex to calculate than MRC, the values of MRC can be effectively pre-
computed without prior knowledge of the current state of the partial schedule. 
Work in Section 8.1.4 has determined that an efiQcient DCS algorithm is one which 
requires an amoimt of time bounded in the input length / by some polynomial. The essentially 
0{ri") requirements of eniunerative procedures moves the focus of this research towards 
heuristic approaches, especially methods derived from MRC & MlA imderestimates. 
Using the DCS research framework with FWE IPC mechanisms, random-labelling 
(RND) and the critical path length ©^^ help determine which, i f any, static labelling scheme is 
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well-suited to the DMC problem. Rather than make this comparison with randomly generated 
taskforces, the author again extracts precedence DAGs from real DMC layouts. 
With bus-configured taskforces, no labelling scheme is more effective than simply 
assigning labels randomly (RND). Since co^ ^ = co^^ ,^ only one ready task exists at any stage 
in the scheduling process: no improvement is possible by ordering the priority list in advance. 
Estimating task execution time in H L E and L C E only serves to magnify this effect fiirther 
H L E returns manifest benefits when task priority is not fully constrained by precedence 
as is the case is a console LGDF displaying in-tree precedence relations. When the sequential 
schedule co^ ^^  is much greater than the length of the critical path, co^ ,^ the following order of 
decreasing performance is clearly evident from Figure 9-15 — HCE, LCN, L C E , HLN, RND. 
As optimal schedules cannot easily be determined, the ratio of schedule to critical path 
length, c^sch^^cp' allows labelling schemes to be compared in terms of co. 7i has a direct 
bearing on co^ ^^  as « < 7t signifies that inherent parallelism will not be fully exploited. With 
H L E consistently returning the shortest schedule length — HCE, L C N , L C E , HLN, RND. 
In terms of speed-up, H L E surpasses other strategies although L C N is as good for small 
n: H L E , L C N , HLN, RND, L C E prior to convergence. With up to 17.39% separating HLE and RND 
schemes in Section 9.4.4, the ordering — H L E , LCN, L C E , HLN, RND — emerges. SSU curves 
intersect those for speed-up at n = I mdn = m,as predicted in Section 7.2.4.1 
CPM-HLE is well inside the theoretical upper boimd of Equation (8-17). One flaw in 
this preferred approach is anomalous behaviour which is a direct result of the static nature of 
the labelling process. Ready tasks are scheduled onto the earliest available processor, with no 
regard to the partial schedule. Rectifying this handicap is the main focus of the next chapter 
9.6 References 
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1. As S(n) > for 1 < n < m, the ratio of «-fold parallel to sequential work must increase with n. 
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Dynamic Labelling Schemes 
The tendency for AST to revert to an 0{n") enumerative procedure motivates fiirther research 
into heuristic approaches. Unfortunately, the static nature of the CPM labelling process is 
directiy responsible for anomalous behaviour. Together, these observations suggest that 
predetermined task levels should be revised throughout the DMC scheduling process. 
10.1 Motivation 
Before investigating dynamic schemes within the structure of Section 9.4, the author specifies 
three alternative strategies and defines an upper bound on schedule quality. Demonstrating 
'processor thrashing' illustrates some of the advantages engendered by dynamic techniques. 
10.1.1 Alternative Labelling Schemes 
Here, the concept of dynamic-level labelling is defined and the four altemative strategies for 
task and processor selection, previously introduced in Section 9.2.3, are described in detail. 
10.1.1.1 Derinitions 
From Section 8.4.2, 5/(7.) is the H L E static-level of task T. with ft{Pp symbolizing the 
finishing-time of Pj in the current partial schedule. I f ia{T., Pp represents the earliest time at 
which all IPC required by T. is available on P., then dynamic level may be defined as: 
dl{T,,Pp = 5/(r,.)-max(/-/(P,),/a(r,P.)) Eq. (10-1) 
This expression combines aspects of both MIA and MRC AST heuristics in order to assign 
highest priority to that {T., Pp incurring minimum extension of the current partial schedule. 
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10.1.1.2 N o n e N O N 
NON, effectively a H L E statically-labelled CPM scheme, is included so that implementation-
specific issues do not detract from the conclusions presented in this chapter. 
d y n _ c l c _ l v l (s dyn non, . . .) simply retrieves sl{T^ from the intemal database and 
deterministic generator predicates insert static levels into the D Y N priority mechanism. 
10.1.1.3 Select Available Processor First — PRO 
In this scheme, the available processor P^ Avith the earliest finishing-time ft{P^) is first 
selected by l s t _ d e l _ e l m ( P r o c , ...) and l s t _ d e l _ n d t (Task, ...) generates 
dynamic levels for all ready tasks T^. dyn_ins_dls (s_dyn_pro, . . .) inserts each 
dl(T^, PJ witii dyn_sch_nxt (...) scheduling (T^, PJ with maximal dl( ). 
10.1.1.4 Select Ready Task First — TSK 
Altematively, i s t elm del (Task, . . .) selects the ready task T^ with the highest static-
level sl(T^) with the non-deterministic I s t del ndt (Task, . . .) generating dynamic 
levels for all available processors P^. Again, dyn_ins_dls (s dyn t s k , . . .) inserts 
each dl(T^,PJ and dyn_sch_nxt (Dyn, . . .) schedules (T^,PJ as Figure 10-1 below. 
10.1.1.5 All Combinations — ALL 
Finally, dyn_gen_lvl (s dyn a l l , . . .) calls the non-deterministic generator predicates 
l s t _ d e l _ n d t (Task, ...) and l s t _ d e l _ n d t (Proc, ...) to construct all possible 
(T^,PJ . With dyn_ins_dls ( s _ d y n _ a l l , ...) inserting each dl(T^,PJ as before, 
dyn_sch_nxt (Dyn, . . .) schedules T^ on P^ such that the dynamic level is maximised. 
10.1.2 Upper Bounds on Schedule Quality 
In the preceding discussions in Section 8.4.4 it was assumed that the priority list remains static 
during the scheduling process. Dynamic labeUing schemes seek to redefine the list every time 
a PE becomes free. I f co^ ^^  is the finishing time for a taskforce scheduled in this manner and 
co^ ^^  the optimal finishing time then, using the general bound cited earlier: 
^ " < 2 - l Eq.(10-2) 
^opt " 
Graham has developed a slightly better best-possible bound given by [Graham, 1976]: 
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•// DCS DYN 'Bcheduling a l g o r i t h m 
// 
dyTi_bgn_alg (...) 
{ 
// HLE s t a t i c l a b e l l i n g 
i n i t i a l i s e l e v e l s to zero,-
t h i f i _ t a s k = r o o t _ t a s k ; 
w h i l e { ! e n t i r e t a s k f o r c e t r a v e r s e d ) 
{ 
// c a l c u l a t e HLE l e v e l 
n e w _ l e v e l = t h i s _ t a B k . l e v e l + n e x t _ t a s k . e x e c u t i o n _ t i m e ; 
// update t a s k l e v e l 
i f ( n e w _ l e v e l > n e x t _ t a s k . l e v e l ) 
n e x t _ t a s k . l e v e l = n e w _ l e v e l ; 
} 
// c r e a t e p r i o r i t y l i s t 
q u i c k - s o r t t a s k - l i s t by n o n - i n c r e a s i n g l e v e l ; 
// s c h e d u l e t a s k f o r c e 
w h i l e ( p r i o r i t y l i s t != [] ) 
{ 
// TSK dynamic l a b e l l i n g 
d e l e t e a l l dynamic l e v e l s 
f o r ( t h i E _ t a s k = f i r s t _ t a s k ; t a s k <= l a B t _ t a B k ; i++ ) 
{ 
i f ( ! t h i s _ t a s k has u n f i n i s h e d p r e d e c e s s o r s ) 
{ 
f o r ( p r o c e s s o r = f i r s t _ p r o c e s E o r ; p r o c e s s o r <= l a s t ^ p r o c e s s o r ; j++ ) 
{ 
i f { t h i B _ p r o c e s s o r has s u f f i c i e n t r e s o u r c e s ) 
( 
// c a l c u l a t e TSK l e v e l 
d y n _ l e v e l = t h i s _ t a s k . l e v e l - max ( t h i 6 _ p r o c e B s o r . f i n i 6 h _ t i m e , 
a l l IPC data a v a i l a b l e ) ; 
} 
> 
} 
} 
// s c h e d u l e r e a d y t a s k on a v a i l a b l e p r o c e s s o r 
s c h e d u l e t a s k - p r o c e s s o r w i t h maximum d y n _ l e v e l , 
> 
} 
Figure 10-1: Pseudo-code of DCS DYN algorithm, using H L E & TSK labelling schemes. 
E,.(.0-3) 
opt 
An altemative to this approach is to assign the task whose execution time plus the execution 
time of all its successors is maximal. I f a set of tasks executed in this manner has a finishing 
time of co^, then ©^/w^^, is also bounded by the inequality established in Equation (10-2). 
10.1.3 Processor Thrashing 
Scheduling the EQ section from channel 3 in Figure 9-6 on a 2-DSP M-P illustrates the 
advantages of dynamic labelling in isolation, particularly with regard to processor thrashing. 
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10.13.1 Static Taskforce Labelling 
With D Y N - F W E - H L E - N O N , T^ is tiie first task to be scheduled since sl(T^) = 54. When P j is 
replaced in the processor list, it must be placed after as / / ( P j ) = ^ . is selected as the 
next ready task and scheduled onto P2. By definition, DYN-FWE-HLE-NON wil l continue 
thrashing in this manner until the optimal schedule illustrated in Figure 10-2 is produced. 
M = idle time 
Figure 10-2: D Y N - F W E - H L E - N O N schedule for 4-stage EQ section on a 2-DSP M-P. 
Scheduling the same taskforce using DYN-NSL-HLE-NON produces the schedule of 
Figure 10-3.1 explanation of the thrashing exhibited here is similar to that given above, 
except that IPC must be allocated before T^, T^ and Tj can be scheduled. Indeed, thrashing 
is directly responsible for the sub-optimality of this essentially CPM-NSL-HLE stiategy. 
= idle time 
= I P C transfer 
Figure 10-3: DYN-NSL-HLE-NON schedule for 4-stage EQ section on a 2-DSP M-R 
10.U.2 Dynamic Taskforce Labelling 
Selecting P^ first results in the same schedules as above, whereas DYN-NSL-HLE-TSK is 
rather better. After is scheduled on P , , 5/(73) " 42, / / (Pj) = 12 and//(/'2) = 0: 
dl(T^,P^) = 42-max(12,12) = 30 Eq. (10-4) 
dl(T^,P2) - 42-max(12, 14) = 28 Eq. (10-5) 
I. Of course, the same is true of NML IPC since only one concurrent inter-task message is required here. 
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ensiuing that is also scheduled on P^ as illustrated in Figure 10-4. From a performance 
perspective, it is apparent that 0{nm) dynamic levels wil l be created by this procedure. 
^ = idle time 
Figure 10-4: D Y N - N S L - H L E - T S K schedule for 4-stage EQ section on a 2-DSP M-P 
Now sl{T^) = 27, / / (P j ) = 27 and ft{P^) = 0 giving dl{T^,P^) = 0 and 
dl{T^,P.^ = - 2 , so that is also scheduled on P^. Finally, is allocated onto P^, 
minimising co^ ^^  and avoiding thrashing. D Y N - N S L - H L E - A L L gives the same schedule as 
above, but not without significant run-time uplift as 0{nm^) levels must be generated. 
10.2 Performance with FWE 
In the rest of this chapter the aim is to determine which of the dynamic labelling schemes, 
detailed in Section 10.1.1, minimises the anomalous behaviour of CPM-xxx-HLE. Here, results 
are analysed for instances where all IPC is fiilly overlapped with task execution — FWE. 
10.2.1 Algorithm Run-Time 
DMC taskforces may vary from bus- to tree-based structures with a high degree of inherent 
parallelism. Consequently, DCS run-time is examined at both extremes of this spectrum. 
10.2.1.1 Bus-Configured Taskforces 
With FWE IPC mechanisms, a rather interesting pattern emerges when algorithm run-time t is 
plotted as Figure 10-5. PRO and A L L labelling schemes are almost identical with t > 3:00.00. 
dyn gen l v l (...) must generate 0{m^) dynamic levels dl{T^, PJ for PRO and 0{nm^) 
for A L L . When /w » « , as is the case here, these run-time complexities are effectively equal. 
By defiiution, only one is considered in NON and TSK schemes, reducing algorithm 
run-time to 0{m) and 0(nm) respectively. Re-plotting Figure 10-5 on log-log axes 
10-5 
Chapter 10: Dynamic Labelling Schemes Section 10.2.1: A Igorithm Run-Time 
m NON 
PRO 
- • * - T S K 
ALL 
30 40 50 
nu m b er of c h a n n e l s , c 
Figure 10-5: D Y N - F W E - H L E run-time for bus-type taskforces on a 16-DSP M-P. 
demonstrates the relationship previously noted in Section 9.4.1. Linear regression gives run-
time for tiie TSK dynamic strategy as log/.pgj, = 2.5971ogc-8.597 witii p = 0.9992. 
0.50 
0 .00 -
- » - N O N 
PRO 
• * - T S K 
• • - • A L L 
l o g i c ) 
Figure 10-6: D Y N - F W E - H L E log/ for bus-type taskforces on a 16-DSP M-P 
10.2.1.2 Tree-Configured Taskforces 
With free-configured mix-buses, NON and TSK labelling schemes prove to be efficient 
methods for producing DMC schedules, giving run-times in the order of seconds. Although 
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PRO wi l l generate 0(m) ready-task, available-processor pairs for the available processor P^ 
with lowest index at each of 0(m) scheduling steps, run-times are still under 1:00.00. 
0 7 : 1 2 . 0 0 
. E 0 4 : 1 9 . 2 0 
- ^ N O N 
- • - PRO 
• * - T S K 
• • - • A L L 
20 30 40 50 
number of c h a n n e l s , c 
Figure 10-7: D Y N - F W E - H L E run-time for tree-type taskforces on a 16-DSP M-P. 
This behaviour of PRO is a substantial improvement over the results reported in the 
previous section. Since all (T^,PJ are generated in A L L , this scheme rapidly becomes 
0(nm^) with run-times in excess of 8:00.00: over 8-times longer than PRO. Replotting results 
on log-log axes as shown in Figure 10-8 gives almost 'linear' characteristics for all 4 schemes. 
0.50 
0 .00 -
- 6 . 0 0 4 
- ^ N O N 
• •« - PRO 
• » - T S K 
• • ALL 
log(c ) 
Figure 10-8: D Y N - F W E - H L E log/ for tree-type taskforces on a 16-DSP M-P 
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10.2.2 Schedule Length 
Comparing the co^^ /^co^^ ratio for console taskforces with varying degrees of taskforce 
parallelism, as shown in Figure 10-9, confirms that there is nothing to choose between the 
schemes until %> 1.5. As 7t increases fiirther, NON and PRO consistently give the shortest 
co^ ^^  with schedules produced by ALL at least 9.29% longer. Interestingly, the TSK scheme 
switches between the NON/PRO and ALL characteristics as % increases beyond 1.5. 
- N O N 
- PRO 
•TSK 
• A L L 
1.00 1.50 2.00 
t a s k f o r c e para l le l ism, n 
Figure 10-9: D Y N - F W E - H L E co^ ^^  for tree-type taskforces on a 16-DSP M-P 
10.2.3 Speed-Up 
While different static labelling schemes yield varying performance as regards taskforce speed-
up (see Section 9.4.4), Figure 10-10 contains the speed-up characteristics for the four dynamic 
labelling schemes developed earlier in this thesis. For fully-overlapped (FWE) IPC, aU 
schemes exhibit the same speed-up behaviour such that speed-up is ultimately limited by co 
when « > 40 — for the 64-channel tree-configured DMC taskforce considered here. 
cp 
10.2.4 Scaled Speed-Up 
Similarly, different static labelling schemes exhibit varying scaled speed-up performance. As 
Figure 10-11 shows however, all four dynamic strategies exhibit identical linear, though sub-
unitary, scaled speed-up. Note that Figure 10-10 intersects the curve shown below when 
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— • - N O N 
PRO 
-TSK 
- • - • A L L 
20 30 40 50 
num ber of p r o c e s s o r s , n 
Figure 10-10: D Y N - F W E - H L E speed-up for tree-type taskforces. 
n = \ and n = m as predicted in the theoretical work presented in Section 7.2.4. This 
behaviour is rightly attributed to the ratio of parallel to sequential work increasing with n. 
— • - N O N 
PRO 
• • * - T S I C 
- • - • A L L 
30 40 
n u m b e r of p r o c e s s o r s , n 
Figure 10-11: D Y N - F W E - H L E scaled speed-up for tree-type taskforces. 
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10.3 Performance with NSL 
The performance of a single non-overlapped IPC channel has been studied from a theoretical 
point of view in Section 7.4.2. In this section, the performance of dynamic labeUing schemes 
is investigated with a individual IPC channel which supports sequential inter-task messaging. 
10.3.1 Algorithm Run-Time 
With wide variation in run-time characteristics already reported for CPM-FWE-xxx and D Y N -
FWE-HLE-xxx, here t is investigated for NSL IPC mechanisms with the same DMC taskforces. 
10.3.1.1 Bus-Configured Taskforces 
DCS nm-time for the four dynamic-labelling schemes using NSL is plotted in Figure 10-12. 
While similar to the results of Section 10.2.1, it is apparent that TSK is preferred with NSL IPC. 
Although NON gives comparable performance, that TSK selects the first and then generates 
all {T^, pairs ensm e^s that is scheduled on that such that dl(T^, PJ is minimal. 
0 5 : 0 2 . 4 0 
— • - N O N 
- -» - PRO 
-TSK 
- • - • A L L 
30 40 
n u m b e r of c h a n n e l s , c 
Figure 10-12: D Y N - N S L - H L E run-time for bus-type taskforces on a 16-DSP M-P. 
Incorporating IPC costs into the DCS algorithms evidently improves the choice of 
processor on which to schedule a given task. The same reasoning also explains why ALL 
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exhibits similar run-time characteristics for NSL as for FWE IPC detailed in Figure 10-5. Under 
NSL, PRO is clearly the worst scheme giving run-times well in excess of 5:00.00. 
10.3.1.2 Tree-Configured Taskforces 
With tree-type console configurations, run-time characteristics are obtained as Ulustrated in 
Figure 10-13. These results are almost identical to those presented for FWE IPC mechanisms, 
except that A L L run-times are reduced by a factor of 0.560. When considered from a log-log 
perspective, the NSL scheme yields: log/^gj. = 2.4291ogc- 8.240 with p = 0.9994, which 
bears close resemblance to that given previously for fiiUy-overlapping IPC channels. 
? 02 :09 ,60 + 
- ^ N O N 
PRO 
• » - TSK 
• * - • ALL 
30 40 50 60 
n u m b e r of c f i a n n e l s , c 
70 
Figure 10-13: D Y N - N S L - H L E run-time for tree-type taskforces on a 16-DSP M-P. 
10.3.2 Schedule Length 
When NSL is considered via a 0^^;, /©^^ comparison as Figure 10-14, it is clear that IPC 
directly effects co^ ^^  throughout the entire range of n. Not surprisingly, NON is the worst 
scheme due to a lack of consideration of the current state of tasks and processors. True 
dynamic strategies give rather better performance: PRO, TSK and A L L intersect at several 
points, though TSK and A L L generally give better results for this pessimistic IPC mechanism. 
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Figure 10-14: D Y N - N S L - H L E o^^^ for tree-type taskforces on a 16-DSP M-P. 
10.3.3 Speed-Up 
As Figure 10-15 shows, an unfamiliar pattem emerges when NSL speed-up is plotted for 
dynamic labelling. Both NON and PRO ultimately converge to a value some 27.04% less than 
the maximum speed-up determined by co^ .^ ALL outstrips all other schemes until it converges 
at « = 32, except for a value of almost 10.00% less than co /co for n = 24. In terms of 
' ^ seq cp 
consistent performance, however, TSK is the best strategy to maximise taskforce speed-up. 
— • - N O N 
- -» - PRO 
• • * . T S I C 
ALL 
30 40 50 
number of p r o c e s s o r s , n 
Figure 10-15: D Y N - N S L - H L E speed-up for tree-type taskforces. 
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10.3.4 Scaled Speed-Up 
Scaling c as «increases gives the characteristics displayed in Figure 10-16. Both TSK and ALL 
give results which adhere closely to the theory developed in Section 7.2.4, though TSK never 
quite converges to the conventional speed-up of 3.24 which A L L reaches when « = 64. NON 
and PRO are very poor from this perspective since NON converges to a value only 57.43% of 
that achieved by A L L , whereas PRO actually moves away from this asymptote for n>22. 
« 1 . 5 0 + 
- • - N O N 
- • - PRO 
• • ALL 
30 40 50 
number of p r o c e s s o r s , n 
Figure 10-16: D Y N - N S L - H L E scaled speed-up for tree-type taskforces. 
10.4 Performance with N M L 
One decisive assumption in NSL is that all IPC proceeds sequentially. It is perfectly possible, 
as developed for HYMIPS in Chapters 5 & 6, to replicate architectural features for IPC. 
Hence, results are presented for D Y N scheduling using multiple non-overlapped IPC channels. 
10.4.1 Algorithm Run-Time 
As the results in Figure 10-17 show, the run-time performance of dynamic labelling using 
bus-configured taskforces with NML is virtually identical to that obtained with NSL IPC. When 
tree-type taskforces are scheduled with NML, Figure 10-18 illustrates that algorithm run-time 
is again identical to NSL mechanisms. This behaviour can be explained in part by the fact that 
while reserving IPC is an integral part of DYN, it is ignored in the static labelling process. 
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Figure 10-17: D Y N - N M L - H L E run-time for bus-type taskforces on a 16-DSP M-P. 
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Figure 10-18: D Y N - N M L - H L E run-time for tree-type taskforces on a 16-DSP M-P 
10.4.2 Schedule Length 
Plotting the schedule length to critical path ratio, w^^^/co^^, against normalised taskforce 
parallelism, TT , gives the graphs for NML included in Figure 10-19. Again the linear trend is 
apparent especially in NON and PRO labelling schemes. PRO is consistentiy good at minimising 
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the CO ratio for the range of n considered here. The performance of TSK and ALL proves to be 
rather erratic: lying below PRO in a few instances but lying on or above NON for others. 
I 5 .00 NON • •» - PRO 
- T S K 
- • - • A L L 
1 1 1 1 
1.00 1.50 2 .00 2 .50 
norma l i sed t a s k f o r c e para l le l ism, ic 
Figure 10-19: D Y N - N M L - H L E co^ ^^  for bus-type taskforces on a 16-DSP M-P 
10.4.3 Speed-Up 
Graphing speed-up for NML gives characteristics not previously seen in this analysis. TSK is 
precisely linear sub-unitary \mtil speed-up is constrained to 7.41 by co^ .^ NON follows TSK for 
small n, eventually converging to 6.00. This lower value is also met by PRO, which seems to 
be the poorest labelling scheme as regards speed-up for NML IPC. A L L fluctuates in a similar 
fashion to TSK, but ultimately converges to the same maximimi speed-up as TSK. 
10.4.4 Scaled Speed-Up 
Figure 10-21 details the scaled speed-up of dynamic strategies with NML. Since no 
re-labelling is xmdertaken in NON, the state of the partial schedule is not considered and so 
gives worst performance. PRO fluctuates about a generally linear trend as n increases, but still 
lies some 35.52% beneath TSK and A L L when n = 64. TSK and A L L arrange IPC overhead in 
such a way as to give identical linear SSU for the range of M-P architectures considered here. 
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Figure 10-20: D Y N - N M L - H L E speed-up for bus-type taskforces. 
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Figure 10-21: D Y N - N M L - H L E scaled speed-up for bus-type taskforces. 
10.5 Task Granularity 
M-P system architects have long debated the relative merits of fine and coarse granularity. 
Accordingly, the performance of D Y N - N M L - H L E - T S K is measured using DMC taskforces 
exhibiting a range of task granularity, or r/c, as previously defined in Section 7.4.1. 
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10.5.1 DMC Implementation 
The theoretical investigation in Chapter 7 has shown that DMC depends strongly on r/c. As 
Figure 10-22 illustrates, r/c is high in coarse-grained parallelism and IPC overhead can be 
overlapped during many instruction cycles. Conversely, in fine-grained taskforces the 
overhead per xmit computation r/c is relatively low. Many more PEs may be eflBcientiy 
utilised than in coarse-grained schemes, but not without significant uplift in IPC overhead. 
F u n c t i o n : MIX_BUS 
f a n i n : 1 mix-bus p r i m i t i v e 
a B p e r F i g u r e 9-2 
Resource Requirements: 
i n s t r u c t i o n c y c l e s - (10 + f a n _ i n ) c y c l e s 
P memory - 0 words 
X-data memory - 0 words 
Y-date memory - 0 words 
MIXBDS \ 
MACRO i n p u t s , p a r a m s , f a n _ i n , o u t p u t 
i n i t i a l i s e p o i n t e r and modulo r e g i s t e r s 
org p: 
move #i n p u t s , r O 
move #fan_in,mO 
move #params,r4 
move iff an in,m4 
perform f a n _ i n : l mix-bus k e r n e l 
c l r a 
move x:(rO)-f,xO y:(r4)^i-,yO 
.LOOP f ( f a n _ i n - l 
mac xO,yO,a X : ( r 0 ) . f , x 0 y : ( r 4 ) - t - , y 0 
.ENDL 
macr xO,yO , a 
move a,x;output 
EHDM ; MIXBUS 
Figure 10-22: DSP56001 assembly code for generic DMC mix-bus kernel.^ 
a. Note that audio rate interpolation of control rate data is external to this macro. 
The reader's attention is drawn to the allocation of a 16-input DMCs onto a 8-PE M-P 
detailed in Table 10-1. Dynamics ASP was removed from four of the sixteen channels, 
allowing this 16:8 taskforce to meet the constramts imposed hyf^ [Linton, 1991]. Reducing m 
and co^ ^^  together by replacing the 2-input mix tasks, e( ) = 12 \ with 16-input primitives, 
e( ) = 26, can significantiy reduce the DCS algorithm run-time scheduling overhead. 
1. Rather than a generic kernel, tailored code can reduce the cycle count for a 2-input primitive by 41,67%. 
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Console 
Taskforce 
Sequential 
Schedule 
ParaUel 
Schedule 
Algorithm 
Run-time Speed-up 
Processor 
Efficiency 
16:1 2044 268 0:07.57 7.62 95.31% 
16:2 2104 268 0:11.65 7.85 98.13% 
16:4 2224 280 0:23.28 7.94 99.30% 
16:8« 2214 278 1:04.83 7.96 99.48% 
Table 10-1: D Y N - N M L - H L E - T S K schedules for various 16-input consoles on an 8-DSPM-P. 
a. Dynamics processing was removed from four channels. 
10.5.2 Algorithm Run-Time 
Variation in run-time is anticipated due to the number of primitives required to construct a 
mix-bus. For example, it / is the number of inputs supported and b represents the fan-in of 
each mix primitive (see Figure 9-2), then the number of mix tasks required is given by: ^  
/ - 1 
n = b-\ 
Eq. (10-6) 
10.5.2.1 Bus-Conflgured Taskforces 
As illustrated in Figure 10-23, there is clear distinction in run-time t when scheduling 
64-channel bus-configured consoles constructed from mix primitives of varying granularity. 
While the 16-input console requires less than 00:01.00 to be scheduled on the 32-DSP 
topology considered here, almost a minute is required i f the taskforce uses 2-input primitives. 
Re-plotting these experimental results on logarithmic axes as shown below in 
Figure 10-24 reveals that aU curves are linear in this domain. Performing linear regression on 
these values gives \o%t^ = 2.394 logc - 7.710 and log^jg = 0.785 logc-7.091 for 2-input 
and 16-input primitives, respectively, with product-moment correlation > 0.9878. 
10.5.2.2 Tree-Configured Taskforces 
Repeating this analysis using taskforces configured with mix-trees results m similar 
characteristics, as Figure 10-25 illustrates. Run-time for 64-channels with 2-input primitives 
is some 21.78% above that reported in the previous section. Evaluating these results from a 
L Irrespective of whether the /-input mix-bus is bus- or tree-configured. 
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Figure 10-23: D Y N - N M L - H L E - T S K nm-trme for bus-type taskforces on a 32-DSP M-P 
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F^ure 10-24: D Y N - N M L - H L E - T S K log/ for bus-type taskforces on a 32-DSP M-P 
logarithmic perspective gives log^2 = 2.286 logc-6.728 and l o g / = 1.610 logc-7.522, 
with Pearson product-moment correlation > 0.9918 in both instances. 
10.5.3 Schedule Length 
Calculating o^^;,/©^^ allows these alternative DMC construction techniques to be compared 
for various values of %. From Figure 10-26, it is evident that employing 16-input primitives is 
10-19 
Chapter 10: Dynamic Labelling Schemes Section 10.5.3: Schedule Length 
00 :51 .84 + 
? 0 0 : 2 5 . 9 2 
00 :00 .00 
30 40 
nu m b er of c h a n n e l s , c 
- ^ 2 - i / p 
4-i/p 
• • * • • 8-i/p 
- « - • 16-i/p 
Figure 10-25: D Y N - N M L - H L E - T S K run-time for tree-type taskforces on a 32-DSP M-P. 
the best method of minimising the co ratio. The results presented in this illustration would 
tend to suggest that 2-input tasks tend to be more effective than 4- or 8-iaput altematives. 
Increasing % fiuther, however, shows that this is not the case and the ordering is — 16, 
8, 4, 2. It must be remembered that when % = 4.00, co 
cp 18 and o^^^h^^cp ^ ^-^^ 
2-input implementations whereas co^ ^ = 36 and o^^^/w^^ = 1.33 with 16-kiput tasks. In 
other words, the 2-input schedule is 47.50% less than that obtamed with 16-input primitives. 
2.50 3.00 3.50 
t a s k f o r c e para l le l ism, n 
-m—2-Up 
Figure 10-26: D Y N - N M L - H L E - T S K (0^^^ for tree-type taskforces on a 32-DSP M-P 
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10.5.4 Speed-Up 
It is evident fi-om Figure 10-27 that 2-iaput tasks retiun the best speed-up performance. While 
the 2-input curve is close to linear until co^ ,^^  reaches co^ ^ when « = 48, this occurs with 4-
input primitives when n = 24. Similar behaviour is observed for the other cases, except that 
8-input converges to the co^^-constrained value when n = 12. The 16-input curve converges 
when n is as low as 8, such that speed-up is only 28.88% of the 2-raput case when /? = 64. 
— - 2 - i / p 
- • - 4-i/p 
• • * • • 8-i/p 
- • - • 16-i/p 
30 40 
n u m b e r of p r o c e s s o r s , n 
Figure 10-27: D Y N - N M L - H L E - T S K Speed-up for tree-type taskforces. 
10.5.5 Scaled Speed-Up 
When scaled speed-up (SSU) is the performance metric similar behaviour is observed. AU 
four altematives are close to linear throughout, with the 2-input characteristic as high as 7.41 
when « = 64. Using this size of DMC and M-P, tbe 4-input SSU is 56.67% of this value, 
with 8- and 16-mput primitives yielding 35.71% and 28.91% respectively. At this point, the 
SSU curves intersect with the corresponding conventional speed-up characteristics. 
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Figure 10-28: D Y N - N M L - H L E - T S K scaled speed-up for tree-type taskforces. 
10.6 Conclusions 
In DMC scheduling, the central aim is to efficiently allocate a DMC taskforce with m ASP 
tasks onto a ^-processor M-P architecture. Worst-case 0(«'") trends in AST and anomalies in 
CPM motivate fiuther research into list-scheduling. MIA and MRC heuristics studied 
previously, suggest that H L E labels should be revised within the DMC scheduling process. 
Equation (10-1) combines aspects of both preferred AST heuristics — MIA and MRC — 
in order to assign highest priority to that (T^J'J inciming rninimum extension of the current 
partial schedule. Three altemative schemes for task and processor selection — PRO, TSK and 
A L L — are defined and an upper bound derived for the dynamic strategies supported by DCS. ^ 
Scheduling an EQ section from Figure 9-1 immediately Ulustrates some of the 
advantages engendered by the dynamic approach to DMC taskforce labelling. Scheduling the 
problem instance shown in Figure 10-4 with D Y N - N S L - H L E - T S K not only reduces co^ ^^  to 
some 90.00% of the DYN-NSL-HLE-NON case, but processor thrashing is also eliminated. 
An noted in Section 10.2, the primary objective in this chapter is to determine which, 
i f any, dynamic-labelling scheme is more apt for DMC task scheduling than CPM-xxx-HLE. 
Rather than extract general trends with randomly-generated taskforces, console designs 
L Unfortunately, no lower bound can be derived for these dynamic or, indeed, other hst-scheduling disciplines. 
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entered via schematic captiu^e are used throughout this analysis. With fiiUy-overlapped (FWE) 
IPC mechanisms, DCS" run-time for PRO and A L L with bus-configurations is almost identical. 
Referring to Section 10.2.1, dyn gen lv l (. . . ) wil l generate 0(m^) dynamic 
levels for PRO and 0(nm^) for A L L . When m» n,asis typically the case in the DMC problem 
domain, PRO and A L L complexities tend to the same value in the limit. Employing tree-type 
taskforces shows that NON and TSK are particularly efficient strategies for generating DMC 
schedules. Run-time characteristics are effectively linear in the logarithmic domain. 
In terms of co^^ ,^ NON and PRO appear to be the best techniques for revising task 
labels, though TSK gives similar values in many instances. Al l dynamic schemes exhibit 
identical speed-up and SSU performance tmder FWE, intersecting when « = 1 and « = m as 
predicated in Section 7.2.4. While this IPC transport model is perhaps over-optimistic, 
HYMIPS has shown that it is in fact possible to fiilly overlap computation with IPC. 
Repeating this analysis with NSL media shows that DCS run-time for bus-configured 
taskforces is extremely close to that with FWE. While NON yields performance comparable to 
TSK, it is evident that the choice of P^ on which to schedule is improved by dynamic-
labelling when IPC messaging modifies the partial schedule. Selecting the available processor 
first, PRO, gives run-times well in excess of 5:00.00 for the 64-channel console used here. 
With tree-configm-ed taskforces, run-time with NSL is identical to that for FWE 
transport, except that is reduced by a factor of 0.560. From Figure 10-14, it is evident 
that IPC directly affects (s^^ch^^cp throughout the entire range of %. NON is the worst scheme 
studied here due to the current task- and processor-list being ignored. Fortunately, TSK and 
A L L yield rather better results for this somewhat conservative IPC mechaiusm. 
Figure 10-15 reveals that NSL speed-up is markedly different when compared with 
FWE. Both NON and PRO converge to a value some 27.04% less than the maximum level 
determined by co^^. Both TSK and A L L SSU is no longer linear due to the impact of non-
d 
overlapped IPC. PRO is very poor m this regard with PRO ^ actually negative for « > 32. 
While it may not be possible to overlap inter-task transport with computation in some 
audio M-Ps, it is quite feasible to replicate architectural features. With multiple NSL channels 
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(NML), DCS run-time for bus-configurations is almost identical to FWE. Tree-type DMCs 
require run-times similar to NSL, as reserving IPC is an integral part of the DYN algorithm. 
Linear w^^^/co^p behaviour is readUy apparent for NON and PRO labelling schemes 
under NML. In fact, PRO is consistently able to minimise the o ratio for the range of n 
considered in this analysis. Unfortimately, the performance of TSK and A L L dynamic-labelling 
schemes proves to be rather erratic, but does lie below PRO in a few problem instances. 
Charting conventional speed-up imder NML gives characteristics not previously seen 
in this analysis. TSK is precisely linear sub-unitary until constrained by to^^, whereas NON 
gives very variable results with PRO consistently poor. TSK and A L L arrange IPC in such a way 
as to give identical linear SSU for the range of DMC configurations considered here. 
Performance diversity is anticipated when comparing taskforce granularity using 
D Y N - N M L - H L E - T S K as varies as Equation (10-6). DCS confirms that run-time with larger 
mix-bus primitives is considerably less than for 2-input variants. Tree-configurations extend t 
by up to 21.78% due to the increased number of at any step in the DYN scheduling process. 
16-input primitives appear to be the best method of minimising (i^^ch^^cp - However, 
parallelism inherent in DMCs means that co^ ^^  for 2-input primitives is 47.50% less than that 
obtamed with 16-input tasks. This is due to co^ ^ in consoles constructed from 16-input mix-
bus tasks being greater than that evident in comparable 2-input implementations. 
Due to the increase in task size, large-grain mix-bus primitives exhibit poor speed-up 
performance. S{n) quickly converges to the co^^-consttained value, since the opportunities 
for «-fold parallelism are severely restricted. A l l four mix-bus structures retum linear SSU 
characteristics, with larger fan-in giving lower SSU as explained for conventional speed-up. 
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Chapter 11 
Conclusions & Further Work 
Commercial and creative pressures stimulate considerable interest in the MIMD paradigm for 
professional digital mixing. This thesis focuses on salient issues in parallel architectures and 
task scheduling strategies. Herein the author provides new insight into the major hardware and 
software problems which must be resolved prior to the development of such products. 
11.1 Digital Mixing Consoles 
A number of factors influence DMC design, ranging from control ergonomics and automation 
systems through to real-time ASP and imderlying M-P architecture. M M I and TDA 
opportunities are among the most compelling reasons to favour a fully-digital methodology. 
11.1.1 Analogue Mixing Consoles 
ASP has defined the recorded soimd of each musical era, with spatialisation systems stiessed 
today. Although professional consoles contain considerable processing facilities, including 
basic control of spatial parameters, more comprehensive ASP is still outboard. DSP has added 
to the repertoire of effects, taking ful l advantage of decades of evolution in imrelated fields. 
Console size and component density are constant design problems i f performance 
levels are to be retained as analogue design endeavours to meet operational requirements. 
Rather than developments in processing technology, the author predicts that advances in 
professional console system technology wil l define recorded sound in the coming decade. 
While some digital consoles exist in the current marketplace, none provide either the 
degree or type of fiinctionality originally anticipated by industry professionals. Contiol 
surface and automation software are especially critical in this regard. It is therefore essential 
to investigate DMC implementation issues as they affect both console designer and operator. 
11.1.2 Console Digitalisation 
Recent trends, including SP-DIF and MADI , augur digital implementation of the sound 
production process between microphone capsule and loudspeaker cone. A vital stage in DMC 
design is the ASP sub-system itself. Investigatmg this aspect not only determines the real-time 
processing budget, but also reveals redundancy inherent during tracking and mix-down. 
Much effort has been invested in advancing digital ASP techniques, hi contrast, 
control surface layout is not generally perceived as important. Freedom from the constraints 
imposed by mechanical linkage creates a number of opportunities to improve the MMI. 
Digital implementation makes TDA a technical reality although at significant cost uplift. 
Alas, it would seem that the M M I is becoming more maladroit with each advance in 
surface technology. Improvements can, however, be achieved solely as a result of surface 
design and not advanced technology. As the heart of any console design must be the ASP 
engine itself, the second part of this thesis concentrates on this critical aspect of DMC design. 
11.2 Parallel Architectures 
Programmable DSP devices and architectural issues are investigated from a digital mixing 
perspective. Altemative topologies are compared as they directly effect DMC performance, 
modularity and extensibility. Design decisions are justified for a hybrid audio M-P. 
11.2.1 Programmable DSP Devices 
Floating-point devices largely free the DMC designer from concerns about scaling. Processors 
such as Motorola's DSP core and the TASP family from Texas Instruments provide stiff 
competition for ASICs. Although exotic VLSI may achieve another order-of-magnitude 
improvement in clock rate, industry expectations wiU undoubtedly match any such advance. 
Given stringent VLSI packaging restrictions, byte-wide IPC links provide eflBcient 
kiter-processor connectivity. WMle these developments support M-Ps, few devices integrate 
specific features for DMC systems directly on-chip. None support dedicated delay processing 
or the additional modulation waveforms required for chorus and pitch-shift algorithms. 
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In order to implement the console mix .fimction, many instruction cycles are consumed 
interpolating control-rate data. Multimedia parts such as the Philips Trimedia and SGS-
Thompson A l l O are emerging with specific DSP features targeted at audio applications. Cost 
compares favomably with the original pricing structure of the Motorola DSP56001. 
11.2.2 Architectural Issues 
An original schema of topology metrics, implemented in the IPG deliverable, enables 
quantitative comparison of audio console M-Ps. With a link expansion factor of one, the 
shared-bus is well-suited to small-scale DMCs until contention limits extensibility. Ring 
architectures, particularly the tri-valent chordal ring, deserve special attention from the DMC 
designer. Cross-topology links reduce the maximum inter-node distance 5 by a factor of two. 
Expanding tree-based DMCs via fan-out b cannot be recommended, whereas 
incrementing / maintains a fixed number of IPC ports. Less familiar topologies such as cube-
connected cycles are among the most attractive constant-valency M-Ps. An imbalance of 
mter-node trafiBc is apparent near the root node of a simply b-ary tree. Ring connections in the 
x-tree ease this bottle-neck while stUl matching closely in-tree precedence constraints. 
I f a range of mixing products is the manufacturer's primary goal, trees with restricted 
fan-out enable a structured upgrade path. At least 3 links must faU in the chordal-ring, x-tree, 
and cube-connected cycles before a PE is isolated. Unfortunately, the shared-bus is least 
suitable from this point of view. Chordal-rings and tree structures must be the preferred 
topologies for DMC implementation, though multi-stage adaptations should not be precluded. 
11.2.3 Audio M-P Implementation 
Latency in message-passing schemes is dependent on the channel bandwidth, distance and 
message size. Wormhole routing greatiy reduces IPC latency in DMCs as delay is no longer 
sensitive to the distance involved in sample transport. The IPC latency in a 2-D mesh may be 
reduced up to 0(Jn) times over a binary hypercube i f constant bisection bandwidth can be 
maintained. Fewer Unks contribute to the bisection, permitting each channel to be made wider 
Assuming constant PE bandwidth, IPC latency can be reduced by a up to a factor of 2 
i f a higher-dimensional A2-processor hypercube is re-configured as a 2-D mesh. X-tiee based 
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DMCs do not perform especially well under these conditions since 2 connections are required 
per processor to interconnect the ring at each level. A simple 3-ary tree gives the same 
wormhole latency improvement over a binary hypercube as a chordal-ring when k((K. 
HYMIPS is not a shared-bus M-P in the classical sense: shared DPR and an altemative 
semaphore protocol allow pseudo-wormhole messaging to overlap task execution, supporting 
a range oi virtual IPC topologies. A HYMIPS node has been constructed, together with HSR 
and HST SP-DIF peripherals. This hybrid approach to the DMC compute engine offers 
scalability both in terms of the number of compute PEs per node and the number of nodes. 
11.3 Task Scheduling Strategies 
In DMC scheduling, the central aim is to efficiently allocate a taskforce with m ASP tasks 
onto a ^-processor M-P. Worst-case ttends in AST and anomalies in CPM have instigated 
research into list-scheduling. Dynamic-labelling captures the significant features of DCS. 
11.3.1 Multi-Processor Models 
DCS must observe all precedence relations and be non-preemptive. Since parameters are 
known a priori, the DMC taskforce can be scheduled at compile-time. Conventional speed-up 
assumes that the ratio of parallel to sequential work is fixed. In situations were both taskforce 
and M-P are scaled, SSU indicates how performance wil l vary as the entire console is scaled. 
As noted in Chapter 3, the maximum number of pipeline stages in a LPP-based DMC 
is k^^^ = 48. Further analysis shows that this approach to parallelising the DMC taskforce 
provides opportunities to achieve unitary speed-up and maximum processing efficiency. This 
technique has been directly applied within the HYMIPS audio M-P described previously. 
A number of different M-P models have been investigated with respect to task 
granularity. Unitary speed-up can be achieved by overlapping computation with multiple IPC 
links. For each model, there is some maximum n that is cost-effective: this number depends on 
the M-P topology, on IPC mechanisms and, to a degree, on the particular DMC taskforce. 
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11.3.2 Scheduling Strategies 
DMC DAGs have task execution times known a priori. With the complexity of the DCS 
problem derived in Equation (8-1), the borderline between polynomial and A^P-complete 
problems is evident. Important cases such as unit-length tasks with arbitrary precedence for 
« > 3 , and taskforces with in-tree precedence constraints have particular relevance to DCS. 
Both SA and OA require empirical tuning of implementation-specific factors to 
guarantee convergence. Depending on cooling schedules or recombination operators are not 
options in the DMC environment. Heuristic underestimates — MRC, MIA and MHU — and 
static-labelling schemes — HLN, H L E , L C N and L C E — leverage off precedence constraints. 
The best priority lists are those in which tasks on longest co^ ^ appear near the head. 
Only relatively small additions to processor usage are then made at the end of the schedule. 
Lack of idle time and non-preemption are responsible for the unpredictable behaviour of 
CPM, when available processors are forced to execute ready tasks prematurely. 
11.3.3 DCS Research Framework 
Instead of requiring partitioning a priori, LGDF console schematics are inherently partitioned 
at the ASP task. Behaviour models test AST, CPM and DYN algoritiims, as well as validate NSL, 
NML and FWE IPC mechanisms. Intemally, DCS retains the current state of the partial 
schedule together with a list of imscheduled tasks. By referring to the P r o l o g source, the 
scheduler predicate hierarchy illustrates the benefits of a declarative approach to DCS. 
WhUe MPC may be effective as DCS nears completion, this underestimate readily 
causes AST to revert to exhaustive search. Rather better results are reported for MRC and MHU 
although the latter requires significant run-time uplift as three separate h{n) must be 
determined for each n. The essentially 0(n'") requirements of AST moves the focus of this 
research towards deterministic approaches derived from MRC & MIA heuristic imderestimates. 
With linear taskforces, no improvement is possible by ordering the priority list, 
whereas H L E returns manifest benefits when task priority is not fully constrained. With HLE 
consistentiy returning shortest co^^ ,^ n has a direct bearing on co^ ^^ : n<n signifies that 
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inherent parallelism cannot be fiiUy exploited.. In summary, the evidence is clear that the order 
of non-increasing performance of static-labelling schemes is — H L E , L C N , L C E , HLN, RND. 
11.3.4 Dynamic Labelling Schemes 
Dynamic labelling combines aspects of both preferred AST heuristics in order to assign 
highest priority to that (T^/'^) incurring minimum extension of the current partial schedule. 
Three altemative schemes — PRO, TSK and ALL — are employed in the DCS deliverable. 
Scheduling an EQ section in isolation immediately illustrates some of the advantages 
engendered by dynamic taskforce labelling since 'processor thrashing' is eliminated. 
Fully-overlapped (FWE) IPC demonstrates that NON and TSK are efficient strategies for 
generatmg DMC schedules. Analysis with NSL media clearly shows that the choice of P^ on 
which to schedule is improved by dynamic-labelling. DCS run-time with NML is similar to 
NSL, as reserving IPC is an integral part of DYN. TSK and ALL arrange IPC in such a way as to 
give the following ordering, since A L L is 0(m) greater than T S K — TSK, A L L , PRO, NON. 
DCS confirms the expected performance diversity when comparing taskforce 
granularity using D Y N - N M L - H L E - T S K — the preferred approach to DMC scheduling. Inherent 
parallelism means that co^ ^^ ^ for small-grain primitives is considerably less than that obtained 
with large-grain tasks. Large-grain mix-buses exhibit poor speed-up performance as «-fold 
concurrency is severely restricted. A l l mix-tree structures retum linear SSU characteristics. 
11.4 Further Work 
As the audio community becomes accustomed to buying more technology with less money, 
manufacturers face increasingly difficult design problems. Concepts from closely related 
academic subjects are becoming increasingly pertinent in this interdisciplinary industry. 
11.4.1 Digital Mixing Consoles 
With the availability of 'true' DMCs, the author is convinced that proprietary outboard ASP, 
and spatialisation algorithms in particular, wil l migrate directly into the console channel strip. 
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Using the DISQ M-P, AT&T has demonstrated the use of a known analogue M M I (an SSL 
G-Series) to drive a prototype DMC core, implying interchangeable MMIs in the future. 
Automation systems have developed to the extent that many of the final creative 
decisions can be left until the last possible moment. With the realisation of TDA, the step from 
manual tracking to computerised mix-down wil l be seamless. The author perceives that this 
type of 'tapeless studio' wi l l stimulate fresh ideas in contemporary music production. 
11.4.2 Parallel Architectures 
In this thesis, the author has clearly the demonstiated the viability of constructing audio M-Ps 
from off-the-shelf DSP parts. As the HYMIPS principle is not unduly restrictive, two fiirther 
areas of research are implied. Firstiy, rather than a dedicated communications processor, ASIC 
technology presents a cost effective method for message-passing between compute PEs. 
Note that the HYMIPS backplane has a simple static RAM interface which connects 
transparently to most programmable DSP designs, irrespective of RWM support. Secondly, 
with the unit-cost of new DSP devices dropping to acceptable levels, HYMIPS U would utilise 
these novel DSP processor within the same generic structure employed in the original design. 
11.4.3 Task Scheduling Strategies 
Whether for development or operational piuposes, task scheduling strategies are crucial to the 
reahsation of flexible DMC systems for the professional audio mixiag environment. 
1L4.3.1 Additional Precedence Constraints 
Bussel (et al.) [Bussel, 1974] address the general problem of minimising the number of 
processors, n, or the execution time. Reduced to the simplest terms, their algorithm consists of 
adding precedence constraints (i.e., additional nets) to the origmal DAG at those points where 
the number of ready tasks exceeds n, or in the terminology developed here, 7i > 1. 
The effect is to distribute processor demands throughout the length of the graph, 
without adversely affecting overall co^^ .^ One technique to add constiaints m DCS would be 
to first schedule the DMC taskforce in reverse using LCN or L C E . Information derived from 
such schedules could then be used to determine where additional arcs may be added. 
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11.4.3.2 Bus-Configurations Re-£xamined 
In the results presented for DCS algorithms, it is evident that bus-configured DMCs quickly 
exceed the pre-schedule co^ ^ test detailed in Section 9.2.4. However, the LPP concept 
developed in Section 7.3 shows one solution to this problem. Carefid insertion of pipeUne 
delays within DCS would ensure that linear taskforces directly benefit from this approach. 
Alternatively, there is another way to manage DMC taskforces constructed from mix-
bus primitives. With interpolated control-rate fader data and audio rate sample data adhering 
to associative principles, provided extreme numerical effects such as overflow are absent, then 
any mix-bus structure, co = co , can be re-configured as a mix-tree co « co 
-' ' seq' D cp seq 
11.4.3.3 Code Generation 
DSP assembly code macros, see Figures 9-5 and 10-22, allow soimd software engineering 
practices to be employed. One consequence is, that in order to maintain modularity, no task 
can retain ownership of DSP A L U registers. When a task is laimched, no assumptions can be 
made about the data held in these registers. The entire task context must be stored in memory. 
Modular DSP coding techniques lead to redundant instruction execution. In the code 
fragment of Figure 11-1 accumulator a is stored as task completes and is immediately re-
loaded with the same value when commences execution. Unnecessary overhead could be 
removed by post-allocation boundary optimisation and tbe code file subsequently compiled. 
move a,x:$100 ; end of t a s k T l 
move x:$100,a ; s t a r t of t a s k T2 
Figure 11-1: Example of wastefiil code at DMC task boundary. 
11.4.4 Manufacturing Considerations 
There are many ways to express the performance of a DMC. WMle the performance metric 
commonly used is MIPS cost, fault-tolerance and extensibility are just as important. 
11.4.4.1 Cost 
An understanding of cost is essential for designers to be able to make informed decisions. The 
cost of DSP components is changing so fast that design decisions must not be based on 
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today's costs, but on projected costs at the time the product is shipped. For example, in digital 
audio component costs typically make up 15-33% of the final list price [Scuffham, 1992]. 
Most companies spend only 8-15% of income on R&D, which suggests the apphcation 
of fixed-overhead percentages to franslate cost into price. However, i f this level of R&D is 
considered as an investment then every poimd spent on R&D must generate £7-13 in sales. 
This altemative point of view would then imply different gross margins depending on product. 
11.4.4.2 Fault-Tolerance 
It is commonly held that M-Ps are inherently tolerant of faults since there is a natural 
availability of spares. Removing a node effectively removes all the connected arcs, with the 
result that node failure is more 'damaging' than arc failure. Designing DMCs which are fault-
tolerant (and hence reliable) involves a great deal more that simply providing spares, however 
The only altemative is to design multi-DSP systems for maximum resihence and fault-
tolerance. Designing for maximum resilience means minimising the use of the least reliable 
components. Designing for fault-tolerance means two things: firstly, detection of the 
occiurence of an error, and; secondly, correction and recovery from a detected error. 
11.4.4.3 Extensibility 
Few customers can afford the initial cost of a large multi-DSP audio system. However, many 
can afford to grow a large system in increments as their budgets permit. There is also a great 
risk in designing a multi-DSP M-P welded to a particular ASP application. By incorporating 
sufficient flexibility, R&D investment can be amortised over a range of end-products. 
It is obviously desirable to minimise the increase in cost to that of linear growtb. 
Moreover, the designer must assess how architectural parameters, such as IPC capacity, vary 
with replication. An important practical consideration, especially for very large-scale ASP, is 
the space occupied by the system as a whole and, more particularly, by inter-processor wiring. 
11.5 Summary 
Large DSP systems generally cost more to develop — a product costing 10 times as much to 
manufacture may cost many times as much to develop. As yet, there is no expedient way to 
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developing digital .mixing products which derive fiiU benefit from digital implementation. 
TPG, HYMIPS and DCS contribute directly to meeting the demands of audio professionals. 
HYMIPS, a hybrid audio M-P targeted at real-time multi-channel ASP, illustrates ways 
in which programmable DSP parts can be employed to construct real-time ASP engines. TPG 
compares 12 M-P topologies using 13 metrics to demonstrate that chordal-ring, tree and cube-
connected cycles are the topologies of choice for architectures xmderlying DMC systems. 
Dynamic-labelling significantly improves performance by over 50.00% when 
compared to CPM-xxx-HLE alone. Although the inability of DYN-xxx-HLE-TSK to idle 
processors is an inherent flaw in any List-scheduling strategy, the evidence seems clear that 
this particular approximation algorithm is well suited to the professional DMC enviromnent. 
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Appendix A 
Survey of DSP Processors 
Architecturally important programmable DSP processors are reviewed in Table A-1. It should 
be noted that many popular devices have subsequentiy been released with faster clock rates. 
Company Part No. Release Date MAC (ns) Comments 
A M I s28Il 1978 300 
First DSP design, 
12/16-bit FX, 
released 1982 
ADSP-2100/00A 1986/88 125/80 16/40-bit FX 
Analog 
Devices ADSP-21020 I99I 80 or 100 
32-bit FP, 
40-bit IEEE FP, 
2 external buses 
DSPl 1979 800 
Early DSP, 
16/20-bit FX, not 
marketed 
AT&T DSP32/32C 1984/88 160/80 32-bit FP 
DSP16/16A 1987/88 55/33 16-bit FX 
DSP32I0 1992 30 or 36 Enhanced DSP32, 
with host port 
MB8764 1983 120 16/26-bit FX 
Fujitsu MB86232 1987 150 32-bit IEEE FP 
MB86224 1989 75 24-bit FX 
HD618I0 1982 250 12-bit FP 
Hitachi 
DSPi 1988 50 Very fast I/O, for 
image processing 
I B M Hermes 1981 100 Fast MAC time, 
not marketed 
Lunos IMSAIOO 1986 (12.5) 
16-bit systolic FX, 
based on 32-tap 
transversal filter 
Table A-1: Summary of important DSP devices from VLSI manufacturers.^ 
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Company Part No. Release Date MAC (ns) Comments 
Motorola 
DSP56001 1987 60, 75 or 97.5 24-bit FX, aimed 
at digital audio 
DSP96002 1990 60 or 75 32-bit IEEE FP, 
2 extemal buses 
DSP9600I 1990 60 or 75 DSP96002 with 
1 extemal bus 
DSP56116 1991 50 16-bit version of 
DSP56001 
DSP56002 1993 50 
Enhanced 
DSP56001, 
with PLL on-chip 
National 
Semiconductor LM32900 1987 100 
16/32-bit FX, no 
extemal memory 
NEC 
MPD7720 1980 250 Heavily used, 
early FX DSP 
MPD7281 1984 — Dataflow DSP, for 
image processing 
^iPD77230 1985 150 32-bit FP 
VISP 1989 — For video, 
not marketed 
^PD6380 1990 122 Update of 7720, 
for digital audio 
Oki 
Semiconductor MSM6992 1986 100 22-bit FP 
SGS-Thompson ST18930 1988 80 16-bit, integer or 
complex maths 
Toshiba 6386/7 1983 250 16/31-bit FX 
Sharp 
LH9124 1991 25 24-bit block FX, 
time/freq. domain 
LH9320 1991 — Address generator 
forLH9124 
Table A-1: Summary of important DSP devices from VLSI manufacturers.^ 
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Company Part No. Release Date MAC (ns) Comments 
Texas 
Instruments 
TMS32010 1982 390 Early popular DSP, 16-bit FX 
TMS32020 1985 195 Update of TMS32010 
TMS320C25 1987 100 CMOS update of TMS32020 
TMS320C30 1988 50 or 60 32-bit FP 
TMS320C50 1990 35 or 50 16-bit FX 
TMS320C40 1991 40 or 50 Enhanced 'C30, 
6 comms. ports 
TMS320C80 1995 40 
Integrates 4 64-bit 
FP DSPs witii a 
32-bit RISC CPU 
Zoom ZM6420 1988 350 
20-bit FX, serial-
bus ASP, on-chip 
ADC and DACs 
Zoran 
34161 1986 100 
16-bit block FP, 
high-level DSP 
instructions 
34322 1988 — 32-bit block FP 
35325 1989 — 32-bit IEEE FP 
Table A-1: Siunmary of important DSP devices from VLSI manufacturers.^ 
a. In this table, the abbreviations FX and FP are used for fixed-point and floating-point, respectively. 
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Topology Expansion Metrics 
The tables below detail the expansion increments for the thirteen M-P topologies considered 
m Chapter 5. Where more than one metric appears, b and w take precedence over / and d. 
Topology Nimiber 
of Nodes Increment 
Factor 
Increase 
fiiU interconnection n 1 
n+ 1 
n 
shared bus n 1 
n+ 1 
/? 
simple ring n I 
n+ 1 
n 
chordal ring n 2 
n + 2 
n 
6-ary tree 
b'-X 
b-l 
( 6 + I ) ' - A ' - « ( A + l ) ' - l 
b nb 
b' n 
6-ary x-free 
b'-l 
b-l 
(b+l)'-b'-n (b+l)'-l 
b nb 
b' n 
nearest-neighbour mesh d 
w 
(w + 1) ^ -w"^ 
fw + i y 
(w - 1) w*^  w 
spanning-bus hypercube d 
w 
(w + 1) -w^ \ ^/ J 
(w - I ) w'^  
Table B - l : M-P topology node expansion metrics. 
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Topology Number of Nodes Increment 
Factor 
Increase 
dual-bus hypercube d 
w 
(w + 1) -w^ 
fw + \y 
(Vf - \)w'^ w 
torus d 
w 
(w + 1) ^  -w^ 
fw + \y 
(w - 1) w 
i?-ary TV-cube Nif 
N[(R+ l ) ^ - l f ] 
[N(R-l) +R]R^ 
R{N+ 1) 
N 
binary hypercube 2 
cube-connected cycles dl' id+2)2^ 
2(d+ 1) 
d 
Table B-1: M-P topology node expansion metrics. 
Topology Number of 
Links Increment Factor Increase 
fiill inter-
connection 
n(n-l) 
n 
n+l 
shared bus 
simple ring n 
n+l 
n 
chordal 
ring 
3n 
T 
(n % 2) + 1 
(n % 2) + I 3n 
2 
+ 1 
(b+l)'-b'-n 
b-ary tree 
(b + i y - ( b + i ) 
bin-l) 
n-1 
b-l 
7^1 
Table B-2: M-P topology link expansion metrics. 
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Topology Number of Links Increment Factor Increase 
2[(b + l)'-b'-n] 
b-ary x-tree 2(n-l) 
2b' 
(^. + l ) - ( ^ > + l ) 
FX^TT) 
b'-\ 
7^1 
nearest-
neighbour 
mesh 
( w - l)dw d-i 
wd[(w + l)'^ ^-(w-l)w'^ ^] 
d-i (w-l)w [w(d+l)-d] 
(w+1) d-i 
( w - 1)M' d-2 
w(d+ 1) 
spannmg-
bus 
hypercube 
dw d-i 
d[{w+\) -w ] 
w'' \w{d+ I ) -d\ 
Vf + i V - i 
w{d+ 1) 
dual-bus 
hypercube 
torus 
2w d-i 
dw 
2[(w + l)'^-^-w'^-^] 
d-i 2 ( w - l ) w 
d[(w+l)'^-w''] 
w [w(d+ 1) -d] 
fw + i y - i 
M>(d+ 1) 
i?-ary 
TV-cube 
N [ ( R + l f - I ^ ' ' ] 
R^^^[R(N+l)-N] 
'R+iy+^ 
- R y 
R(N+1) 
N 
binary 
hypercube d2 
d-i (d+2)2 d-i 
2(d+l) 
cube-
coimected 
cycles 
3d2 d-i 3(d+2)2 
d-i 2(d+l) 
Table B-2: M-P topology link expansion metrics. 
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Topology Analysis Tool 
In order to compare alternative M-P topologies, the author has developed a stand-alone add-in 
for Excel. Written in C, this .XLL implements the topology metrics discussed in Chapter 5. 
C . l O v e r v i e w 
This appendix lists the definition, include and soiirce files required to re-buUd TPG — the 
Topology Analysis Tool — which automatically registers the following worksheet fiinctions: 
Topology Fimction Name Arguments^  
full-interconnection f u l c n, m e t r i c ' ^ 
shared bus bus n, m e t r i c 
simple ring r i n g n, m e t r i c 
chordal ring c r i n g n, m e t r i c 
»^-ary tree t r e e b, 1, m e t r i c , [ e x p a n s i o n ] ^ 
6-ary x-tree X t r e e b, 1, m e t r i c , [ e x p a n s i o n ] 
nearest-neighbour mesh mesh w, d, m e t r i c , [ e x p a n s i o n ] 
spanning-bus hj^ercube sb hpc w, d, m e t r i c , [ e x p a n s i o n ] 
dual-bus hypercube db hpc w, d, m e t r i c , [ e x p a n s i o n ] 
torus t o r u s w, d, m e t r i c , [ e x p a n s i o n ] 
i?-ary iV-cube r n _ c u b e R, N, m e t r i c , [ e x p a n s i o n ] 
binary hypercube b hpc d, m e t r i c 
cube-connected cycles c c c y c l e s d, m e t r i c 
Table C-1: Worksheet fimctions supported by TPG. 
a. square-brackets indicate an optional argument. 
b. m e t r i c determines which topology metric should be returned to the worksheet. 
c. expansion determines whether the primary or secondary topology parameter should be expanded. 
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Appendix D 
Digital Console Scheduler 
Li order to compare the performance of scheduling strategies to DMCs, die author has 
developed a scheduler specifically targetted at the DMC problem domain. This application is 
coded in the strongly-typed compiled Prolog implementation available from Borland. 
D.l Overview 
This appendix lists the definition and source files required to re-build DCS — the Digital 
Console Scheduler. Table D-1, below, illustrates the various qitions stqiported by the DCS 
scheduling engine for static-level (CPM), dynamic-level (DYN) and A* algorithms (AST). 
Algorithm^ 
CPM 
DYN 
AST 
IPC Mechanism 
FWE(d) 
NSL 
NML 
FWE(d) 
NSL 
NML 
Static Labelling 
HLN 
HLE(d) 
LCN 
LCE 
RND 
Dynamic Labelling Heuristic Underestimate 
FWE (d) 
NSL 
NML 
NON 
PRO 
TSK (d) 
ALL 
NON 
NflPC 
MIA 
MRC 
ALL(d) 
HLN 
HLE(d) 
LCN 
LCE 
RND 
Table D-1: Options supported by the DCS scheduling engine, 
a. (d) indicates that this is the default value for the given option. 
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REAL-TIME MULTI-CHANNEL DIGITAL AUDIO PROCESSING: 
Scalable Parallel Architectures and Taskforce Scheduling Stiategies 
Ken N Linton^ G Lee Gould^ Stephen Terepin*, and Alan Purvis^ 
t Audio Enginsering Research Group, SEAS, University of Durham, Durham, England, D H l 3 L E 
# SoUd State Logic Limited, Begbroke. Oxford, England, 0X5 I R U 
ABSTRACT 
In this paper we address the problems associated with the 
implementation of large-scale digital audio signal processing 
systems. For example, the audio mixing console requires the 
realisation of an architecture comprising in the order of 100 
digital signal processors (DSPs). A hybrid multiprocessor, 
offering efficient computation with minimal communication 
overhead, is described and its suitability to the real-time 
environment discussed. Task allocation has a substantial 
impact on the efficient utilisation of such a DSP-engine. We are 
interested in algorithms that can produce optimal schedules in 
reasonable lime and fast sub-optimal algorithms. An 
integrated software environment allows graphical input of 
DSP taslforces and hardware resource schematics, and the 
assessment of preferred scheduling strategies. We summarise 
the theoretical background, discuss the results obtained, and 
assess the implications of this research to the real-time audio 
processing environment. 
1 Introduction 
A number of multiprocessor architectures have been proposed 
in response to an ever-growing need for speeding up 
DSP-intensive applications. With the widespread availability 
of programmable DSP devices, a single scalable 
multiprocessor exhibits the ability to provide good 
performance for a range of real-time digital audio applications. 
One such apphcation is the audio mixing console vwhidi, vvhen 
implemented digitally, demands a computation engine rated in 
thousands of MIPS. With current technology, a topology 
comprising in tiie order ofa 100 devices must be realised. 
In order to eflBciently develop such a system and allow unused 
processing power to be reallocated by the user in the operating 
environment, task scheduling strategies are necessary to 
efiBcienfly distribute the set of processing algorithms required 
— termed the taslrforce — across the architecture. A good 
scheduling algorithm will maximise and balance the utilisation 
of processing resources, and minimise the communication 
between processors. In addition any strategy must observe all 
precedence relations, must be non-preemptive, and must not 
allow distributed execution of any task. 
Sections 1 and 2 describe the preferred approaches to this 
problem, and their relative performance is discussed in 
Section 3. In Section 4 ttie ardutectiu-e of the hybrid 
multiprocessor is detailed, with Sections 5 and 6 reviewing the 
data transfer techniques used. Finally, the current state of this 
research project and proposed fiirther work is summarised. 
2 Dynamic Progranuning 
Dynamic Programming is employed in problems wAere finding 
a solution can be reduced to a sequoice of interrelated 
deciaons forming a path in a state-space. Scheduling 
taskforces on a multiprocessor architecture can be cast in these 
terms, as shown in Fig. 1. Each alternative decision &om anode 
correqionds to scheduling a differait task, or idle period, on a 
processor. At each step the non-intuitive option of scheduling 
an idle period, lasting until the next processor has completed its 
currently assigned task, must be allowed to guarantee 
optimality. Here flie search is termed informed, as a set of 
altemative candidate nodes at each decison is kept, 
corresponding to flie whole growing edge of the search tree. 
start node 
— no tasks scheduled 
altemative decisions 
goal node 
— all tasks scheduled 
Fig. 1: Task scheduling in terms of state-space searching. 
The A* algoridmi employs tiie best-first principle at each 
decision point, combined witii problem-specific heuristics to 
draw the search process quickly towards a goal node, ttiereby 
avoiding aimless paths. Our implementation uses flie minim\im 
processor cost underestimate [1]. This corresponds to the 
optimistic estimate of the finishing time of tiie partial schedule, 
completed wifli all currantty unassigned tasks. It is computed 
under the assumption that both the precedmce relations, and 
tiie non-preemption and distributed execution constraints are 
relaxed. 
3 Critical Path Method 
In list sdieduling strategies the tasks are first ordered according 
to some external priority scheme, andthen scheduled according 
to this re^me. Ctae technique used to form such a priority hst 
is the Critical Path Method, originally investigated by Hu [2]. 
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Although only optinial for taskforces conasdng of equal 
duralioD t a ^ and exhibiting in-tree precedence coastraints, 
fte concept otHu-level is widely applicable. A task /, is given 
Ifae label xj, viietv Xj is the length of the longest padi from Ij to 
the root task, vAudx is given the label '0'. Tasks feat are one 
unit removed from the root task are given the label' 1', and so 
on as Fig. 2. The priority list is then ordered by non-increasing 
Hu-level, and&etaskforce scheduled according to diisregime. 
level o o 
Vlg. 2: Ki-level labelling of a console taskforce. 
Typically several root tasks are present, corresponding to a 
console taskforce with multiple outputs. In ttiese cases, an 
artificial or "dummy" root tadc can be added to the taskforce. 
Tasks with execution times greater than one are represented by 
an indivisible chain of imit-weight tasks \Miose sum equals the 
weight of the original task. It can be sfaovw 4iat fee level of fee 
cfaain-task fiufeest from fee root is fee same as fee level of fee 
multi-unit task. 
4 Scheduling Results 
As a simple example, fee 4:1 console taskforce of Fig. 3 
requires 136 cycles of sequential processing, has an ideal 
schedule lengfe of 62 cycles, and (ignoring bus delays) can be 
allocated optimally onto 4 processors as Fig. 4 and Table 1. 
hivestigations wife full channel strip processing enabled show 
feat fee A * strategy results in considerable scheduling 
oveAead ^^ ben compared to fee C P M apptoadi. Furfeermore, 
such large problem instances can result in extremdy large 
search trees as fee A * policy may degenerate towards an 
e?diaustive search [3]. 
The level of performance achieved by fee Hu-level Critical 
Pafe algorifem is typically well inside fee feeoretical 
performance bound of a factor of 2 from optimal. Results 
indicate feat this ^jproacfa {noduces such schedules in 
relativdy short execution times. This can be attributed to fee 
fact feat in most cases console taskforces are configured as 
trees, or a forest of trees. In particular, fee reader's attention is 
drawn to fee allocation of a 16:8 console onto a e i^t processor 
architecture. Dynamics processing functionaUty was removed 
from four of fee sixteen diannels, allowing feis 16:8 taskforce 
to be squeezed within fee constraints imposed by fee 
professional sampling rate [4]. 
h sudi large taskforces replacing fee 2-input mix tasks wife 
S^put primitives, requiring 10 instruction cydes, can greatly 
M i l («) 
ng. 3: Example 44Dput: 1-output console taskforce. 
ide bine 
Mix 1 
Fig. 4: Optimal allocation of exam}de taskforce. 
AlgodOm 
Saqia-
MSokel-
rie 
FnOd 
SckeMe Spoed wf IWIiiiiiiw 
A* 13« «2 4:73 21M% 
».7% 
1*.4% 
77.4% 
«2.*% 
Bfrlevd 13« «2 1*3 21M% 
».7% 
1*.4% 
77.4% 
(2.*% 
Table 1: Perfonnance assessments for above idiedule. 
reduce fee sdieduling ovediead. This is due to two reaaooK 
firstly, fee number of tasks is consideroUy reduced, feenby 
significantly reducing fee nm-time of fee A * a d , to a lantr 
degree, C P M algorithm; secondly, fee range oftadcazentio it 
reduced by a factor of 2.6, so reducing fee number of A* 
searcfa-^ce nodes. However, feis loss of relatively amdl 
tasks, and fee t i^t packing previoody avalable, m e n s feat 
h i ^ processor effidencies are not as readily aduaved. 
5 Hybrid Hardware Module 
The Inmos tranqniter is c^alde of parallel cammuucatioo and 
computaiicn, providing an ided building Mode for fee 
constniction erf' scdatde concurrent systems. Howtvar, fee 
t r a n s f e r is not efifective at executing fee data flowdgorifems 
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required in real-time multi-channel digital audio 
applications [5]. In contrast, DSPs such as Ihe Motorola 
DSP56001 are specifically designed to efiBciently implement 
such algorithms [6]. Due to inherent communication 
oveiiieads, scalable architectures are not easily implemented 
widi these devices alone. A hybrid multiprocessor assembled 
from nodes consisting of several Motorola DSP5600Is hosted 
by a single transputer offers efiBcient computation with 
minimal communication oveifaead. 
i 
o 
I f coil 
DSFRAM 
DSP BAM 
DSP RAM 
DSP RAM 
TtOlRAM 
a 
S 
S 
I 
• ^Irylifidiiode 
Fig. 6: Temary tree configuration wifli hanging pipeline. 
6 Intra-Node Communication 
The transputer controls data transfer within the procesang 
node. Data vectors pertaining to a particular DSP are externally 
placed by flietransputer into &e appropriate DPR. An arbitrary, 
and time varying, soft configuration of 0ie processors may be 
defined in software and m i ^ d onto the hard configuralicD 
imposed by ttie hardware. Thus complex configurations, such 
as a hypercube or any random topology, may be realised widi 
this system. Data integrity and synchionisation is assured by 
&e use of semaphores [7]. The DPR is divided into domains 
\Miidi contain both input and output vectors, aod an associated 
Boolean semi^hore as Fig. 7. A processor will only effect a 
data transfer if the sema{Aore is in the correct state. 
INMOS 
readonly 
write only 
Mite only 
read oily 
Pig. 5: Schematic diagram of hybrid processing node. 
Fig. 7: Single domain DPR parbticning scheme. 
Two of die major problems that arise in multi-processor 
systems are bus bottlenecking and spin-locking [8]. Bus 
bottlenecking is considerably reduced in ttiis architecture as 
eadi DSPs bus is processor exclusive. Spm-locking occurs 
wiieD. a processor repeatedly tests and fails a semqihore, 
resulting in increased processor idle time. Although 
appropriate scheduling strategies caa minimise spin-locking, a 
proposed extension to the single domain scheme promises to 
reduce flie effects fintiier. Here the DPR is partitioned into two 
domains, eadi of wUch is accessed in a cyclic manner by both 
the transputer and tiie DSPs. 
Inter-node communication is carried out using ttie transputer 
serial links, wifli one link reserved for broadcasting low 
bandwidth control data to flie DSPs via a I M S C O l l link 
adapter. Assuming a sampling frequency of 48kHz and that 
block moves are used for data transfer, then each transputer is 
enable of supporting up to 34 audio paths in this trivalent 
configuration. Fig. 6. Intra-node communication is achieved 
through the non-multiplexed external memory interface (EMI) 
of the IMST801 part. Each DSP possess an exclusive block of 
dual-ported R A M (DPR): the o&er port of the DPR is mapped 
into ttie transputer's E M I via appropriate decode logic. 
7 Semaphore Management 
It i s important to reduce flie overhead associated wift accesang 
and testing sem^ores as much as possible. The DSP sees die 
sem^ore as occupying a single word in external memory 
space and it is a simple matter to read a sem^ore and to act 
iqjon its state. The !f>proacfa taken witii fiie transputer if 
somewhat different, however. Time critical sections of code 
are written in tran^uter assembly for optimum performance 
and embedded in an Occam2 harness, as Fig. S. The transputer 
uses a byte-oriented addresang scheme, beginning at the most 
negative address and working upwards. InstructiGns may be 
F-4 
Appendix F: ICASSP '91 Paper Reprint Real-time Multi-channel Digital Audio Processing 
stripped, and execution time minimised, by treating flie 
semaphore as boolean values occupying contiguous byte 
locations in external memory space. This requires that two 
address decode schemes be implemented for the transputer. 
Comms 
Bn£fa I* 
high priority 
Mover 
Handler 
tSSSl DPRam*! 
feSSa DPRanlH 
tSSSa DPRamM 
low priority 
Fig. 8: Occam2 harness for dependent data paths. 
The first, mapping contiguous blocks of DPR into contiguous 
words of transputer memory, is used for data areas. The second, 
mapping non-contiguous bytes contained in different DPR 
domains into contiguous bytes of transputer memory, for the 
semaphores. Due to the prefixingnature of transputer code, the 
semaphores may only occupy the sixteen locations beginning 
at byte location 0 to ensure zero prefixing. A restriction with 
thisapproach is that a maximum of sixteen semaphores may be 
used for maximum performance, and that additional address 
decoding needs to be utilised. It follows that a maximum of 
eight DSPs, using the twin domain approadi, may be supported 
by a single transputer at fiill semaphore access speed. 
8 Conclusions 
These encouraging results indicate that the sub-optimal 
strategy, based on the Hu-level Critical Path Method, 
consistently produces good-quality schedules with 
overhead. Correspondingly this approach has direct application 
for the reallocation of unused processing resources by the 
engineer in the operating environment. In contrast, the optimal 
A* Dynamic Programming implementation may be utilised in 
tiie development cycle vhea assessing altemative 
multiprocessor desgns, or in Has production of pre-defined 
allocations yielding maximum system performance for a given 
architecture. Further results extend this concept by sacrificing 
channel processing to provide reverberation and oflier time-
domain effects processing on a given hardware resource. 
A target hybrid multiprocessor architecturehasbeen described. 
The multiprocessor combines the efiBciency of communication 
exhibited by the himos IMST801 transputer, and the 
computational power of fee Motorola DSP56001. This novel 
architecture is fiiUy scalable and capable of supporting 
additional processing elements v^Mst incurring neghgible 
communications overhead. Further research will investigate 
the apphcation of these strategies to architectures configured 
from 4ie revolutionary Texas Instruments TMS320C40 part, 
and techniques for embedding resource re-allocation methods 
on such platforms [9]. 
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A R C H I T E C T U R A L ISSUES FOR P A R A L L E L 
DSP AUDIO SYSTEMS 
K E N N LINTON 
University of Durham 
South Road, Durham, D H l 3LE, UK 
The design and implementation of audio systems through analogue technology is a well 
understood art. With the success of both professional and consumer digital formats, the 
audio industry is moving quickly towards an entirely digital signal path. In this paper, 
the principle architectural issues of implementing digital audio systems with general 
purpose digital signal processors are discussed. Particular attention is given to the 
design and performance aspects appropriate to professional audio products. 
INTRODUCTION 
Digital signal processing (DSP) devices are 
inherentiy programmable. Instead of using 
different types of hardware to accomplish different 
processing functions, DSPs just perform different 
sets of summations, delays and multiplies grouped 
together as processing algorithms. With a DSP-
based audio system, the limiting factor is the total 
amount of processing power available rather than 
the quantity and type of processing hardware 
provided. The modularity, flexibility, and 
reliability of DSP makes it attractive for all matmer 
of applications, including those traditionally 
implemented by analogue technology. 
The advent of relatively low cost DSPs has made 
multi-DSP processing an economic reality in 
today's digital audio enviroiunent. As the audio 
community becomes accustomed to buying more 
technology with less money, design engineers face 
increasingly difficult design problems. In most 
cases, this requires that the designer opt for a 
software-based multiprocessor (M-P) system built 
from freely available off-the-shelf components 
from a range of manufacturers. This strategy 
allows a quicker design cycle and a flexible 
approach to the design of professional audio 
products. 
1 DESIGN CONSTRAINTS 
Li the design of parallel DSP audio systems, the 
first three constraints are those inherent in 
conventional uni-processor designs: processor 
speed, memory resource and input/output (I/O) 
bandwidth. Since most applications require more 
processing power than is provided by a single DSP 
device, a multi-DSP architecture must be created. 
Memory capacity is not usually of concern since 
DSPs can address much more memory than can be 
accessed in a sample period. As most DSPs offer 
independent VO, supporting ADC/DACs and 
AES-EBU/SPDIF interfaces, multi-DSP M-Ps 
offer excellent I/O bandwidth which scales with 
the number of processors. 
1.1 Initial Decisions 
The two most fundamental decisions which must 
be taken very early on in the design process are, 
firsdy, how powerful each DSP should be, and, 
secondly, how many processors should be 
supported. For a system of required performance 
P, and an ideal architecture containing « 
processors, each with an individual processing 
capability of p, the hyperbolic relationship 
between n and p, as Figure 1, defines a span of 
possible architecmres satisfying [1]. Therefore, 
one could use a small number of very powerful 
(and expensive) processors, or a large number of 
relatively slow (and cheap) processors. The use of 
large numbers of DSPs is made attractive by the 
development of relatively cheap DSP devices 
suitable for professional audio applications. 
The cost advantage of using low-speed technology 
is balanced by the degradation in efficiency that 
inevitably occurs as the number of processors in a 
system increases. Moreover, the complexity of 
programming a M-P with many DSPs far exceeds 
the complexity of programming an architecuire 
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consisting of just a few processors. Consequentiy, 
although economics might enhance the 
attractiveness of a system with many low-speed 
DSPs, the advantages disappear i f efficiency is not 
held high. When the parallelism caimot be tapped 
effectively, it simply adds to system cost and 
complexity. This demands that multi-DSP systems 
are assembled in such a way that the performance 
of each DSP is effectively harnessed. 
1.2 Implementing Parallelism 
There are two fundamental ways in which DSPs 
can be composed to create parallel architectures. 
Perhaps the simplest way to introduce parallelism 
is to replicate a component « times, as shown in 
Figure 2a. To exploit this form of parallelism, the 
digital audio streams processed must be separated 
in space into individual channels. For this reason 
this form of parallelism is known as spatial 
parallelism. A typical example from everyday life 
is the familiar row of checkout desks in a 
supermarket. 
The other ftmdamental way of introducing 
parallelism is to partition the audio processing into 
a number of steps, as shown in Figure 2b, which 
when applied sequentially to each sample perform 
the original processing desired. In other words, the 
task is partitioned in time, with each step of the 
application being applied to a separate sample. For 
this reason this form of parallelism is known as 
temporal parallelism. The application of temporal 
parallelism in digital audio produces pipelined 
structures. 
1.3 Processor Pipelining 
Pipelining is an implementation technique 
whereby multiple tasks are simultaneously 
overlapped in time [2]. In fact, pipelining is the key 
implementation technique used to make fast DSP 
devices. In a processor pipeline, as in an assembly 
line, the work required to complete a processing 
application is broken into smaller pieces or stages. 
The stages are then connected one to the next to 
form a pipe, as Figure 3a. Samples enter at one 
end, are processed through the stages, and exit at 
tiie otiier end, as detailed in Figure 3b. 
In digital audio systems response is perceived as 
intimate i f the system operates with a latency, or 
accumulated processing delay, of less than one 
millisecond. To meet the necessary frequency 
response requirements, each DSP in the audio 
system must take a new set of input samples every 
20.8ps, given the professional sampling rate of 
48kHz. This corresponds to a maximum processor 
pipeline of 48 stages between any input and any 
output. 
1.4 Additional Constraints 
Three additional design constraints, which are not 
usually associated with uni-processor systems, 
stem from the need for parallel architectures. 
Firstiy, with multiple DSPs it becomes necessary 
to exchange audio samples and control parameters 
so some type of interprocessor communications 
(IPC) network is required. Novel techniques are 
required to tie together conventional DSPs in large 
digital audio systems. Secondly, because the 
processors must work together they are required to 
synchronize to coordinate such activities as access 
to shared data. Finally, cost-effective 
programmable DSP systems necessitate M-P 
architectures which incorporate sufficient 
flexibility in their design to support several 
different audio processing applications. 
2 M-P CONFIGURATIONS 
Most professional audio applications require a 
processing rate much higher than can be provided 
by any single DSP device. For example, a 2-
chaimel third-octave graphic equaliser operating at 
the professional sample rate (48kHz) requires 
about tiiree 10.25 MIPS DSPs. A zero chip 
interface may be implemented by connecting the 
serial links of two or more DSPs. Unfortunately, 
the relative slowness of this technique restricts this 
approach to a limited number of applications. For 
faster data transfer, the parallel data bus must be 
used to coimect multiple DSPs in tightly coupled 
M-P architectures. 
Conceptually, the simplest wray to interconnect 
multiple DSPs is to provide full connectivity 
between processors. However, due to the sheer 
hardware costs involved, designers must forgo this 
luxury. Shared-memory architectures are probably 
the most common form of M-P, since they are the 
natural extension of conventional uni-processor 
systems. A radically different communication 
mechanism is message-passing. In message-
passing architectures DSPs communicate by 
sending and receiving messages via dedicated 
communication channels [1]. 
2.1 Shared-Memory Design 
The simplest way to construct an audio M-P is to 
connect the DSPs on a shared bus, providing 
shared common memory to all processors, as 
shown in Figure 4. In order to isolate the 
processors from each other so that they can 
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simultaneously access their local memories, 
bidirectional bus transceivers are required. The bus 
is then active only when data is transferred 
between DSPs, allowing the bus to remain free 
during processing which does not demand IPC. I f 
the local DSP RAMs were not present, there would 
be severe contention on the bus, causing arbitration 
delays to reduce performance. 
Unfortunately, in the case of processors such as the 
DSP56001 there is no provision to force the 
external memory port to quickly tri-state (isolate) 
in a deterministic manner. Since the address bus is 
always driven (except by granting the bus), one 
DSP's local RAM cannot be directiy accessed by 
another DSP while the first accesses its internal 
RAM. Additional bus transceivers would be 
required to allow one DSP to quickly access 
another DSP's local RAM without shorting its 
main bus, increasing board real-estate and power 
consumption [3]. 
2.2 Arbitration Schemes 
Arbitration schemes are necessary to resolve the 
situation when multiple processors need to access 
the same piece of data at the same time. Most DSP 
devices have provision for asynchronous sharing 
of their external memory port, with the use of bus-
request (BR) and bus-grant (BG) signals. M-P 
architectures which use BR and BG signals to 
directiy share a common bus typically require a 
hardwired master-slave relationship between the 
interconnected DSPs. This situation is certainly 
suitable for many product designs. However, 
software control is to be preferred, as this provides 
an equal relationship between the processors. 
A second disadvantage of this technique is that the 
process of granting the bus is too time consuming 
for most real-time audio applications, as there is 
littie time in one 48kHz sample period for 
arbitration of the bus. In synchronous designs, the 
most serious problem with this technique is the 
indeterminate timing of the bus-granting process. 
For example, the BR to BG delay for a 20.5 MHz 
(10.25 MIPS) DSP56001 is specified to take 
between 73 to 240ns for zero-wait states [4]. Since 
this delay may be more than one instruction cycle, 
synchronous DSPs caimot be kept in step when 
sharing a common bus via the BR/BG arbitration 
technique. 
2.3 Summary 
An M-processor system requires a bus whose 
bandwidth is of the order of M-times that of a imi-
processor bus. Consequentiy, the major 
shortcoming of shared-memory M-Ps is self-
evident: the data transfer capacity between 
processors is determined by the bandwidth of the 
bus and is therefore constant. As the number of 
DSPs grows, the shared bus between DSP modules 
becomes a serious bottle-neck to IPC. This factor 
limits the number of processors that can be 
useMly incorporated into such a system, and 
hence fixes an upper limit on extensibility. 
Typically, bus-oriented systems can support 10 
DSPs eflficientiy and possibly stretch to 20 or 30. 
Beyond this range, bus contention leads to 
degraded performance to the extent that such 
systems are unlikely to support large audio systems 
unless a technological breakthrough provides a 
very high bandwidth bus at relatively low cost. A 
possibihty for the future is to implement large 
digital audio systems with optic fibre links. 
However, the low cost and simplicity of bus-
structured M-Ps has proved to be advantageous for 
a number of small-scale parallel DSP systems, 
yielding high performance/cost ratios without any 
pretensions of scalability. 
3 SYNCHRONIZATION MECHANISMS 
Multiple DSPs can be synchronized at the 
instruction cycle level through the use of a 
common clock. However, clock skew can be a 
considerable problem especially at high clock rates 
in large M-P architectures. Alternatively, 
synchronization mechanisms are used to ensure 
that shared data is always valid in asynchronous 
designs. This is one of the most difficult and error-
prone types of DSP programming that exists, 
because it involves the understanding of the 
potential simultaneous actions of multiple DSPs. 
3.1 Semaphores 
The dictionary defines semaphore as "signalling 
by flags". Semaphore flags are used like locks to 
shared resources, such as hard disk buffers and 
interprocessor message queues, and so permit only 
one DSP at a time to gain access. Two different 
operations are performed on the semaphore: the 
request operation which attempts to gain access 
and the release operation which signals the 
termination of the access. These operations are 
used to guarantee mutual exclusion, meaning that 
only one processor is able to access shared data at 
any given time, locking out all other processors. 
This occurs from the time a request is granted until 
the time that the semaphore is released. 
At one extreme a whole shared memory can be 
controlled by a single semaphore, whereas at the 
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other extreme every data item could be 
individually locked. The former precludes any 
parallel operations on the shared data, of course, 
while in the latter case the overhead of performing 
the locking operations would be prohibitive. 
Typically, this overhead is distributed across 
several data values, with one semaphore locking 
the corresponding data structure. 
3.2 Test-and-Set 
One of the most basic synchronizing techniques is 
tiie tesi-and-set primitive [5]. Firstly, the DSP 
desiring to obtain exclusive access to the shared 
data, reads the corresponding semaphore flag. It 
then tests this prior semaphore value to determine 
i f it was successful (i.e. a 0) and, finally, writes a 1 
to the semaphore location. As a result, the test-and-
set operation forces the semaphore flag to be set to 
/, whether or not it was set beforehand. I f the 
semaphore was not already set, then this DSP can 
access the shared resource. All other DSPs are 
blocked because the semaphore is now set. As a 
result, only one DSP at a time has permission via 
the semaphore. 
To ensure that it can be used successfiilly, the test-
and-set operation must be uninterruptible. That is, 
once it is initiated and the read access is completed, 
no other access can be made to the semaphore until 
the semaphore is rewritten during the second step 
of the test-and-set. I f an intervening access were 
permitted, synchronization could fail. This is 
because one DSP may test die semaphore and, 
before it can set it, another DSP might test it. In this 
case, both processors believe they have the 
semaphore. Most DSPs support an indivisible 
READ/MODIFYAVRTTE instinction, which 
ensures that the address bus remains active 
throughout the entire operation. 
I f several DSPs execute a test-and-set on a 
semaphore concurrentiy, the requests will be 
serialised and executed one by one due to the 
indivisible nature of tiie READ/MODIFY/WRITE 
operation. Given serial execution, no more than 
one DSP from a set of concurrent requesters can 
observe a 0 semaphore value and thereby gain 
access to the shared resource. When it has finished 
with the resource the processor must release the 
semaphore. To achieve this, the owner DSP does 
no more than clear the flag by writing a 0 into the 
semaphore location. Note, it is not necessary to 
perform a READ/MODIFY/WRITE instruction to 
unlock the semaphore. 
3.3 Spin-Lock 
The test-and-set is only half of the synchronisation 
mechanism: the other is the action taken depending 
on whether the semaphore has been granted or not. 
A question which immediately arises is what to do 
with a DSP which is waiting to access a shared 
resource. One mechanism which gives fast entry to 
a shared resource is the spin-lock. Thus, i f the lock 
has been granted, the processor continues on to use 
the shared resource. I f not, then a spin-lock occurs, 
and the DSP must spin backwards and re-execute 
the test-and-set, repeating the process until the lock 
is granted, as Figure 5. There are two major 
drawbacks to using spin-locks [6]. 
Firstly, a DSP which is polling a semaphore is not 
doing any useful work. Secondly, it is consuming 
memory cycles in the bank containing the 
semaphore value and, i f several processors are 
waiting at the same semaphore, memory 
bandwidth is rapidly consumed This contention 
causes additional cycles of delay while a DSP is 
attempting to release a lock, which magnifies the 
effect of the bottie-neck at the semaphore. As a 
result, spin-locks waste valuable MIPS by 
dedicating potentially usefiil DSP instruction 
cycles to the effort of repeatedly testing 
semaphores. 
4 PERFORMANCE ISSUES 
Characterising the performance of DSP engines is 
an important exercise i f designs are to be 
compared, particularly with respect to scalability. 
A realistic assessment must take into accoimt both 
the architecture and the apphcations for which it is 
intended. Characterising a particular audio 
application includes considering processing, 
memory, I/O, and IPC resources required. 
Similarly, proposed architectures should be 
considered in terms of the hardware resources 
available to the range of applications being 
considered [7]. 
4.1 MIPS 
A number of popular measures have been adopted 
in the quest for a standard measure of M-P 
performance. Small, key pieces extracted from real 
audio applications, such as biquad filter 
algorithms, can provide useful processing kernels 
for performance evaluation. One alternative to 
time is the parameter MIPS million instructions per 
second. For example. Table 1 details a 
hypothetical processing budget for a 
comprehensive digital mixing console [8]. Since 
G-5 
Appendix G: AES UK DSP Paper Reprint Architectural Issues For Parallel DSP Audio Systems 
MIPS is the rate of operations per unit time, faster 
architectures have a higher MIPS rating. 
Although MIPS is easy to imderstand, the 
problems with using MIPS as a measure for 
comparison are two-fold. Firstiy, MIPS is 
dependent on instruction set, making it difficult to 
compare M-P systems based on DSPs with 
different instruction sets. Secondly, MIPS can vary 
widely between different processing applications 
on the same audio system. As a result, the only 
consistent and reliable measure of the performance 
of M-P systems for a particular audio product is the 
actual execution time of the required processing 
algorithms. 
4.2 Efficiency 
In M-P systems efficiency is defined in terms of the 
ratio of time spent executing useful DSP routines 
compared to that consiuned by IPC, 
synchronisation and other overheads. When a M-P 
is operating at peak performance, all processors are 
engaged in usefixl work. Moreover, no processor is 
executing an instruction that would not be 
executed i f the same application was executing on 
a single DSP. In this state, all n processors are 
contributing to effective performance, and the 
MIPS is increased by a factor of w — linear speed-
up. Unfortunately, this is rarely achieved due to the 
overheads incurred as a direct result of the use of 
parallelism. 
In one case, designers started out with the 
knowledge that in previous M-Ps each additional 
DSP contributed only 0.8 times the actual 
performance of each processor already in the 
system [1]. Hence, points on the speed-up curve 
for such a system would typically be 1,1.8,2.5,..., 
as shown in the 'actual' curve of Figure 6. Such 
diminishing returns make each successive 
processor less and less cost effective. Efficiency is 
clearly a major concern in the design of digital 
audio products based on M-P architectures: a 
design that uses 2n DSPs inefficientiy cannot 
compete on a cost basis with a design that uses n 
identical processors twice as efficientiy. 
4.3 Load Balancing 
There are various options when executing an audio 
processing application consisting of m processing 
algorithms on an n processor multi-DSP system. I f 
all the work is allocated to one DSP and the 
remaining processors ignored, the IPC overhead is 
minimised but the system will perform no better 
than a single DSP. Conversely, i f the work is split 
between the n processors, considerable overhead is 
incurred. Here, performance could be up to w-times 
that of a single DSP device, as shown in the ideal 
curve of Figure 6. Experiments with M-P 
architectures, however, have demonstrated 
behaviour in operational systems is more like the 
'actual' curve. 
In practice, the speed-up increases significantly 
only for the first few additional processors. At 
some point the speed-up may actually begin to 
decrease with each additional DSP this can be as 
few as 10 depending on the architecture. This 
decrease in expected speed-up is due to excessive 
IPC and synchronization overheads, incurred when 
processing algorithms resident on different DSPs 
must communicate with each other. The resultant 
degradation in performance for incremental 
increase in hardware resources is known as the 
saturation effect. Consequentiy, the efficiency of a 
system depends critically on how the workload is 
balanced between the processors. 
5 FURTHER CONSIDERATIONS 
There are many ways to express the performance 
of a DSP system. For example, the metric of 
performance commonly assumed is MIPS, but 
cost, reliability and extensibility are just as 
important. 
5.1 Cost 
An understanding of cost is essential for designers 
to be able to make intelligent decisions about 
whether or not a particular processor, I/O or 
interconnection component should be incorporated 
in design. The cost of DSP components is changing 
so fast that good designers are basing design 
decisioits not on today's costs, but on projected 
costs at the time the product is shipped. Although 
they are far from representing what the customer 
must pay, cost of components confine a designer's 
desires. In digital audio systems, component costs 
typically make up 15-33% of the final hst price. 
Many engineers are surprised to find that most 
companies spend only 8-15% of their income on 
R&D. This information suggests that a company 
uniformly applies fixed-overhead percentages to 
turn cost into price. Another point of view is that 
R&D should be considered an investtnent, and so 
an investment of 8% to 15% of income means that 
every pound spent on R&D must generate £7 to 
£13 in sales. This altemative point of view then 
suggests different gross margins for each product 
depending on tiie number sold and the size of tiie 
investment [2]. 
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Large expensive DSP systems generally cost more 
to develop — a product costing 10 times as much 
to manufacture may cost many times as much to 
develop. Since large audio systems generally do 
not sell as well as small ones, the gross margin 
must be greater on big machines for the company 
to maintain a profitable return on R&D investment. 
This places large DSP systems in double jeopardy, 
since there are fewer sold and they require larger 
R&D costs. 
Few customers can afford the initial cost of a large 
multi-DSP system. However, many can afford to 
grow a large system in increments as they discover 
the need for more processing power and as their 
budgets permit. There is also a great risk in 
designing a multi-DSP architecture welded to a 
particular audio processing application. By 
incorporating sufficient flexibility into a design to 
cover several applications, the R&D investment 
can be amortised over a range of end-products 
constructed from affordable DSP modules. 
5.2 Reliability 
The reliability of M-P systems is often considered 
to be an issue which is of secondary importance to 
the task of designing for maximum throughput. It 
is a commonly held belief that M-P architectures 
are inherentiy tolerant of faults since the 
replication of processing elements leads to the 
natural availability of spares. Designing machines 
which are fault-tolerant (and hence reliable) 
involves a great deal more that simply providing 
spares, however. Each fault must be located before 
any hardware re-configuration can be performed. 
As in any electronic system, the most unreliable 
elements in a multi-DSP architecture are the 
electrical connections between physically distinct 
component parts. Since interconnection networks 
normally contain large numbers of wires and 
cotmectors, intermittent faults caused by 
momentary interruptions are not uncommon. 
Therefore the protocol for data-movement through 
the network should be robust and capable of 
detecting errors. More permanent faults can result 
in one or more DSPs being imable to communicate 
witii die rest of the M-P. 
Since faults cannot be avoided, the only alternative 
is to design multi-DSP systems for maximum 
resilience and fault-tolerance. Designing for 
maximum resilience means discovering which 
components are least reliable, and either 
minimising their use or making them more 
reliable. Designing for fault-tolerance means two 
things: firstiy, designing systems with the ability to 
detect the occurrence of an error, and secondly 
imbuing those systems with the ability to correct 
and recover from an error. 
53 Extensibility 
It is important to leave room for fixture expansion 
of an audio M-P as one runs out of processing 
power. For example, a shared bus would typically 
experience heavy traffic with only 10 DSP 
modules. Many professional audio applications 
require much more processing power than this. 
Therefore, a fundamental consideration is the 
effect on the system of altering the degree of 
replication, usually upward. When assessing the 
extensibility of a particular M-P machine, a 
designer must consider several aspects of the 
design. 
Firstiy, as the number of DSP modules is increased 
the total cost of the system must also increase. It is 
obviously desirable to minimise this increase in 
cost to that of linear growth. Secondly, tiie 
designer must assess how the basic architecture 
parameters, such as IPC capacity, vary with 
replication. A further important practical 
consideration, especially for very large scale M-Ps, 
is the space occupied by the system as a whole and, 
more particularly, by the interprocessor wiring. 
I f the degree of replication is to be very large tiien 
a careful analysis of the rate of growth in hardware 
complexity must be performed. However, the 
ability to extend a particular multi-DSP 
architecture is clearly only important within a 
given range, since commercial systems have a 
finite lifetime and end-users have finite budgets. In 
the longer term, as configurations become larger, 
the effects of scaling will become more important. 
The extensibility of M-P architectures is still a 
subject which is of much research interest. 
6 MESSAGE-PASSING DESIGN 
Various intercoimection schemes have been 
suggested for message-passing between 
conventional DSP processors. Here, some of the 
approaches which utilise widely available 
integrated devices are considered. 
6.1 First-In First-Out Buffers 
One technique is to employ first-in first-out (FIFO) 
buffers. It is important to monitor the boundary 
conditions (FULL or EMPTY) of these devices, as 
failure to act on their occurrence will result in data 
overflow or underflow. The current FIFO 
generation signals tiie EMPTY, HALF-FULL and 
FULL conditions by asserting corresponding 
G-7 
Appendix G: AES UK DSP Paper Reprint Architectural Issues For Parallel DSP Audio Systems 
external pins. The EMPTY and FULL flags are 
also fed back internally and inhibit fiirther read and 
write imtil the FIFO is no longer empty or fiill. 
The increasing use of high-speed applications has 
created a demand for a faster and smarter 
generation of FIFOs. Flagged FIFOs offer the 
basic features discussed above while providing 
two additional programmable flags: ALMOST-
EMPTY and ALMOST-FULL. These flags can be 
used as eariy warning flags in critical real-time 
applications such as pipeline DSP for digital audio 
applications. Current devices provide for unlimited 
expansion while maintaining a 50ns fall-through 
time [9]. 
6.2 Dual-Ported RAM 
Due to their high bandwidth and message passing 
flexibility, dual-ported RAMs (DPRs) can be used 
to link multiple high-performance DSPs. Several 
manufacturers produce DPRs in many 
configurations, all of which operate at static RAM 
speeds (50-150ns) and have two independent 
external memory ports [9]. This allows two 
processors to share the same block of physical 
memory in their respective address spaces. The 
two DSPs can access data in two memory locations 
simultaneously and asynchronously. 
This approach clearly out-performs a discrete parts 
design where two processors must synchronize 
through arbitration for access to a bus which is 
used to access one location at a time in a standard 
single-port RAM. In this way, the integrated DPR 
approach removes synchronization requirements at 
the memory's bus access level. Nevertheless, 
synchronization must be performed at other levels 
to ensure data integrity and thus proper system 
operation. 
6.2.1 Busy Logic 
A problem can occur with DPR memories when 
both ports attempt to access the same address at the 
same time. There are two significant cases: when 
one port is trying to read the same data that the 
other port is writing and, when both ports attempt 
to write to the same word at the same time. I f one 
port is reading while the other port is writing, the 
data on the read side will be changing during the 
read and a read error can result. I f both ports 
attempt to write at the same time, the memory cell 
is being driven by both sides and the result can be 
a random combination of both data words. 
Busy logic solves this problem by detecting when 
both sides are using the same location at the same 
time. The BUSY output pins are suitable for 
attachment to die WAIT inputs of most DSPs. This 
approach is very straightforward and flexible, and 
has the benefit that a processor cannot be locked 
out of the RAM longer than the access period of 
the other processor. Note that although one or the 
other processor may have to wait occasionally, the 
throughput loss is minimal since the probability of 
both DSPs using the same location at the same time 
is very small. 
6.2.2 Semaphore Support 
Software constraints may require mutual exclusion 
at the data structure level rather than at the memory 
location level. Instead of comparing addresses on 
every cycle and occasionally asserting BUSY, 
other DPR devices employ additional circuitry to 
support semaphores, thus ensuring that only one 
side has permission to use a block of memory. The 
conventional test-and-set semaphore operation 
reqixires that the two memory accesses are 
indivisible: some DPR devices employ a twist by 
using set-and-test. 
The set corresponds to a request and the test checks 
to see i f the request was granted. The indivisible 
double access requirement is avoided because, as 
soon as the request is made by one DSP, the grant 
is blocked on the other side. As a result, 
semaphores can be supported for DSPs which do 
not provide an indivisible 
READ/MODIFYAVRITE instruction. Since tiiere 
is no hardware relationship between semaphores 
and DPR locations, the block sizes and locations, 
and semaphore association can be defined in 
software. This offers the system designer 
considerable flexibility. 
6.2.3 DPR Memory Expansion 
DPR chips can be combined to form large dual-
port memories. Expansion in memory depth with 
DPRs is similar to that used for conventional 
RAMs, where the top address bits enable 
individual memory blocks. DPRs can also be 
expanded in width. However, in this case, we have 
a subtie problem. I f the addresses for both ports 
arrive simultaneously at both RAMs, it is possible 
for both sides to simultaneously assert BUSY, 
causing both DSPs to wait indefinitely for their 
ports to become free. The solution to this BUSY 
lock-up problem is to use the arbitration logic in 
only one DPR. 
An example of expanded DPRs used for DSP-to-
DSP communication is shown in Figure 7. Here, 
two DSP56001S communicate using three 8-bit 
wide DPR chips in a MASTER/SLAVE 
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configuration to provide a word-wide dual-ported 
memory. I f tiie MASTER device activates BUSY, 
tiie dedicated DPR SLAVE chips, which 
incorporate a BUSY input pin, will internally 
disable tiieir write enables. Note that tiie BUSY 
signals from the MASTER are also fed to the 
WAIT pins of the DSPs, forcing them to stall when 
tiieir side of the DPR block is BUSY. 
6.2.4 DPR and FIFOs Compared 
Each 2K x 24-bit DPR block provided for inter-
DSP communication requires three 48-pin ICs, 
plus components for memory decoding. A bi-
directional 2K x 24-bit FIFO channel requires a 
total of six 28-pin ICs. With each doubling in size 
of a DPR block, 2 address pins must be added to 
the chip package. Larger FIFOs never need to 
change their package size, since the cells witiiin the 
FIFO are not directiy addressed. Thus FIFO 
technology scales better than comparable DPR 
technology. However, DPRs provide considerably 
more communications flexibihty. 
6.3 Novel Devices 
Serving as a complex four bus intercoimection 
network, quad-ported RAMs (QPRs) greatiy 
simplify the task of creating generalised M-P 
systems for audio processing with conventional 
DSPs. Although typically three times as expensive 
as comparable DPR devices, QPRs have a 
considerable intercoimectivity advantage over 
DPRs. For example, in order to fully interconnect 
four DSPs requires 1 bank of QPR as opposed to 6 
banks of DPR, as shown in Figure 8. 
Implementing multi-DSP systems with processors 
not specifically designed for parallel processing 
can cause IPC to quickly saturate device I/O and 
adversely affect processing efficiency. DSP 
manufacturers made the first step in addressing the 
need for parallel processing by providing designers 
with two external memory interfaces. Novel 
devices such as the Texas Instruments 
TMS320C40 go several steps further by 
incorporating on-chip hardware to support 
dedicated communications ports [10]. 
Each of the six bidirectional communication ports 
provides glueless processor-to-processor 
communication at a transfer rate of 20 Mbytes/s. 
Without these ports, the corresponding 
120 Mbytes/s of processor throughput would have 
to be squeezed into one or both of the external 
memory interfaces, as Figure 9. With the 
communication ports, IPC bandwidtii is plentiful 
and scales with the number of processors. In this 
way the TMS320C40 can support of a wide variety 
of complex M-P configurations to meet the needs 
of real-time audio processing applications. 
7 CONCLUSIONS 
Parallel DSP systems are an economic reality in 
today's digital audio environment, due to the wide 
availabiUty of low cost DSPs devices. The 
fundamental advantage of such multi-DSP designs 
is their generality, since software algorithms 
govern the manipulation of samples and so dictate 
the audio processing performed. Although it is 
easy to replicate the processing resources required 
for multi-DSP audio systems, such replication can 
introduce serious problems with respect to 
communications bandwidth. 
IPC networks are of fundamental importance in 
parallel DSP systems as tiiey directiy effect system 
throughput and have a bearing on modularity, 
extensibility and overall system perfonnance. In 
order to implement digital audio systems through 
such replication, interconnection networks are 
required which provide sufficient IPC bandwidth 
for the range of processing applications being 
plarmed. 
Utilising design techniqtiesfrom conventional uni-
processor systems allows small M-P systems to 
communicate through a common bus and shared 
memory. However, the inherent advantages of low 
cost and simplicity must be balanced against tiie 
significant problems encountered when this 
approach is used for large-scale audio systems. 
Integrated interconnection components, such as 
FIFOs and multi-ported RAMs, provide simple 
static RAM interfaces which connect transparentiy 
to almost any existing DSP design. As a result, 
they enable conventional DSP modules designed 
for uni-processor or small shared-bus systems to be 
directiy employed in a variety of scalable M-P 
architectures. In particular, the multi-ported RAM 
scheme presents a cost effective method for 
message-passing between DSP modules. 
Knowledge accumulated through the research of 
the past 25 years into parallel architectures and 
programming is making considerable impact on 
the design of products for tiie digital audio 
environment. For example, software techniques, 
such as semaphore flags, guarantee the integrity of 
audio samples shared by multiple DSPs. Task 
allocation strategies minimise the effect of IPC 
saturation and maximise tiie processing efficiency 
of multi-DSP systems [7]. 
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Novel devices, such as the Texas Instruments 
TMS320C40, are beginning to emerge which 
integrate multiple IPC ports directiy on-chip with 
high-speed DSP cores. Although currentiy 
expensive, their cost compares favourably with the 
pricing of conventional DSPs, such as the 
Motorola DSP56001, when tiiey were first 
released. 
The design of multi-DSP audio products is 
extremely challenging: one caimot simply lash 
together 100 DSP devices and expect to obtain 
100-times the performance of a sole DSP. 
Although the amount of raw processing power is 
important for audio processing applications, 
factors such as efficiency and cost are of 
considerable consequence in the marketplace. 
Understanding of the architectural approaches 
available and tiie implications of design decisions 
enables the construction of well-engineered 
parallel DSP audio systems. 
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Digital Mixing Console Design Processing Budget 
No. of functions for each chaimel stnp 80 discrete and 30 continuous 
No. of functions for complete 64 chaimel console 7000 functions 
No. of functions at professional sample rate of 48 kHz 350 million functions/s 
Processing requirement, at 3 instructions per fimction >1000 MIPS 
Size of M-P architechire, using 10 MIPS DSPs > 100 processors 
Table I : Processing budget for a hypothetical digital mixing console 
Read semaphore flag 
Write 1 to semaphore 
/ T e s t X already set 
/ original \ 
spin 
^semaphore^ 
value 
Request 
NOT already set ^ 
r 
Process shared data 
during mutually 
exclusive access 
f A 
Write 0 to semaphore 
• 
Release 
Figure 5: Flow chart of test-and-set and spin-lock semaphore operations 
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Figure 6: Speed-up curves for multi-DSP architectures 
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Figure 7: DSP-to-DSP communications using width-expanded dual-ported RAMs 
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Figure 8: Using quad-ported RAM to fully interconnect conventional DSP processors 
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Glossary of Abbreviations 
A glossary of abbreviations used in this thesis is given below. Abbreviations which appear in 
only one section may not be listed here, but are always defined when they are first used. 
A-D : analogue-to-digital 
ADC : analogue to digital conversion (or converter, depending on context) 
ADT : automatic double-tracking 
AES : Audio Engineering Society 
A L L : all task-processor pairs/heuristics — DYN/HRT control code used in DCS 
A L U : arithmetic logic unit 
ANSI : American National Standards Institute 
AOT : adjusted on test 
ASIC : application specific integrated circuit 
ASP : audio signal processing 
AST : A* dynamic programming 
B G 
BR 
: bus grant 
: bus request 
CD : compact disc 
CO : combinatorial optimisation 
CMOS : complementary metal oxide semiconductor 
CPM : critical-path method 
CPU : central processing unit 
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D-A : digital-to-analogue 
DAC : digital-to-analogue conversion (or converter, depending on context) 
D L L : dynamic-link library 
DMA : direct memory access 
DMC : digital mixing console 
DPR : dual-ported RAM 
DSP . digital signal processing (or processor, depending on context) 
DYN : dynamic-level Ust scheduling 
E B U : European Broadcastrng Union 
EIAJ : (Japanese Electronics Manufacturers' Association). 
EQ : equalisation 
EMI : external memory interface 
EVB : evaluation board 
F E T : field effect transistor 
FFT : fast Fourier transform 
FIFO : first-in first-out 
FIR : finite impulse response 
FM : fi^equency modulation 
FWE : fully-overlapped with execution 
GA : genetic algorithm 
G-P : general-purpose 
H-F : high-fiequency 
H L E : highest level first, estimated times 
HLN : highest level first, no estimated times 
HMF : high mid-fi-equency 
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H-P : high-pass 
HRTF : head-related transfer-function 
VO : input/output 
I E E E : Institute of Electrical and Electronic Engineers 
DD : inter-aural mtensity difference 
HR : infinite impulse response 
IN : interconnection network 
IPC : inter-processor communication 
ISO : Intemational Standards Organisation 
ISPW : IRCAM Signal Processing Workstation 
ITD : inter-awal time delay 
L C : link connectivity 
L C E : lowest co-level first, estimated times 
L C N : lowest co-level first, no estimated times 
L-P : low-pass 
LCD : liquid crystal display 
L E D : light emitting diode 
L - F : low-fi^ equency 
LFO : low-fi-equency osciUator 
LGDF : large-grain data-flow 
LMF : low mid-frequency 
(iP : micro-processor 
MAC : multiply accumulate 
MADI : multi-channel audio digital interface 
MFLOPS : million floating-point operations per second 
MIA : minimum independent assignment 
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MIDI : musical instrument digital interface 
MIMD : multiple-instruction multiple-data 
MIPS : rmllion instructions per second 
MISD : multiple-instruction single-data 
MMI : man-machine interface 
M-P : multi-processor 
MPC : minimum processor cost 
MRC : maximmn remaining critical-path 
MTBF : mean time between failures 
NC : node coimectivity 
NML : non-overlapped, multiple links 
NMOS : n-type metal oxide semiconductor 
NON : none — DYN/HRT control code used in DCS 
NP : non-deterministic polynomial-time 
NSL : non-overlapped, single link 
P : polynomial-time 
PAM : pulse-amplitude modulation 
PC : program counter 
PCM : pulse-code modulation 
PE : processing element 
PFL : pre-fader Usten 
PPM : peak programme meter 
PRO : processor witii lowest index 
PWM : pulse-width modulation 
QPR : quad-ported RAM 
H-4 
Appendix H: Glossary of Abbreviations 
R&D : research and development 
RAM : random access memory 
RISC : reduced instruction set computer 
RND : random static labelling 
ROM : read only memory 
RSS : Roland Surround Soimd 
SA : simulated annealing 
SCFET : smallest co-level first, estimated times 
SCFNET : smallest co-level first, no estimated times 
SCI : serial communications mterface 
SIMD : single-instruction multiple-data 
SISD : single-instruction single-data 
SMPTE : Society of Motion Picture and Television Engineers 
SNR : signal-to-noise ratio 
SP-DIF ; Sony/PhilUps Digital Interface Format 
SPW : Signal Processing Worksystem 
SQNR : signal-to-quantisation-noise ratio 
SSI : synchronous serial interface 
SU : super-unitary 
TDA : total dynamic automation 
TDM : time-division multiplexing 
TI : Texas Instruments 
TLB : translation lookaside birffer 
TRC : Torus Routing Chip 
TSK : task with lowest static level 
TSP : travelling salesman problem 
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V.CA : voltage-controlled amplifier 
VDU : visual display unit 
VHDL : VLSI hardware description language 
VLSI : very large-scale integration 
V U : volume unit 
X L L : Excel add-in D L L 
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Colophon 
This thesis was written, illustrated and published using Frame Technology's FrameMaker on 
NeXT and IBM-PC compatible workstations. Analytical results from both TPG and DCS 
deliverables were analysed and charted usiag Microsoft Excel. Additional graphics were 
generated using Mathematica, from Wolfram Research, running under NeXTStep. 
The TPG C source included in Appendix C was developed using Microsoft's Visual 
C++ IDE and built as an X L L dynamic-Unk library for Excel. Borland's Turbo Prolog 
compiler was used to develop the DCS Pro log application presented in Appendix D. 
Version control for both projects was managed with SourceSafe from One Tree Software. 
